WO2017096630A1 - Terminal and usb circuit - Google Patents

Terminal and usb circuit Download PDF

Info

Publication number
WO2017096630A1
WO2017096630A1 PCT/CN2015/097219 CN2015097219W WO2017096630A1 WO 2017096630 A1 WO2017096630 A1 WO 2017096630A1 CN 2015097219 W CN2015097219 W CN 2015097219W WO 2017096630 A1 WO2017096630 A1 WO 2017096630A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
chip
data
contact piece
usb
Prior art date
Application number
PCT/CN2015/097219
Other languages
French (fr)
Chinese (zh)
Inventor
彭峰
Original Assignee
彭峰
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 彭峰 filed Critical 彭峰
Priority to PCT/CN2015/097219 priority Critical patent/WO2017096630A1/en
Publication of WO2017096630A1 publication Critical patent/WO2017096630A1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure

Definitions

  • the invention belongs to the field of electronic technology, and in particular relates to a terminal and a USB circuit.
  • USB English Universal Serial Abbreviation for Bus (Universal Serial Bus), which is abbreviated as "Through String” in Chinese, is an external bus standard for regulating the connection and communication between computers and external devices. It is an interface technology applied in the PC field.
  • the USB interface supports plug-and-play and hot-swap capabilities of the device.
  • the present invention provides a USB circuit designed to solve the problem that in the process of using a USB plug, it is always necessary to recognize the direction to be accurately inserted.
  • a USB circuit comprising:
  • USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece
  • the switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
  • a terminal is also provided.
  • a terminal comprising:
  • USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece
  • the switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
  • the USB circuit can switch between the conduction of the first USB contact piece and the conduction of the second USB contact piece, thereby enabling the USB connection piece to be inserted and reinsed, and the USB circuit can be used.
  • FIG. 1 is a schematic structural diagram of a USB circuit in an embodiment
  • FIG. 2 is a block diagram showing the structure of a switching circuit in an embodiment
  • Figure 3 is a circuit diagram of a switching circuit in an embodiment
  • FIG. 4 is a circuit diagram of a switching circuit in another embodiment
  • Figure 5 is a circuit diagram of a switching circuit in still another embodiment
  • Figure 6 is a circuit diagram of a switching circuit in one embodiment
  • Figure 7 is a circuit diagram of a switching circuit in one embodiment
  • Figure 8 is a circuit diagram of a switching circuit in one embodiment
  • FIG. 9 is a block diagram showing the structure of a terminal in an embodiment.
  • FIG. 1 The word "exemplary” is used herein to mean “serving as an example, instance or illustration.” Any embodiment or design described herein as “exemplary” is not required to be construed as preferred or advantageous over other embodiments or designs.
  • reference to “a number” may mean one or more.
  • several objects may be 1 object, 10 objects, 50 objects, or any number of objects.
  • the reference to “at least one of” may mean any combination.
  • at least one of object A and object B may be object A, object B, or both object A and object B.
  • the USB circuit 100 of the embodiment of the present invention can switch the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30 by setting the switching circuit 40, thereby enabling the USB connection piece 10 to be inserted and reversed, USB Circuit 100 can be used.
  • the USB circuit 100 in an embodiment includes a USB connection piece 10, a first USB contact piece 20, a second USB contact piece 30, a switching circuit 40, and an overcurrent protection circuit 50.
  • the first USB contact piece 20 is disposed on a surface of the USB connecting piece 10.
  • the second USB contact piece 30 is disposed on the other surface of the USB connection piece 10 opposite to the first USB contact piece 20.
  • the switching circuit 40 is electrically connected to the first USB contact piece 20 and the second USB contact piece 30.
  • the switching circuit 40 is configured to switch the conduction of the first USB contact piece 20 and the second USB contact piece 30.
  • the USB circuit 100 can switch between the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30, thereby enabling the USB connection piece 10 to be inserted in the forward and reverse directions, and the USB circuit 100 can Easy to use and save time.
  • the switching circuit 40 in an embodiment includes an energy switching module 410 and a data switching module 420.
  • the energy switching module 410 is configured to switch the conduction of the charging contacts of the first USB contact piece 20 and the second USB contact piece 30.
  • the input voltage from the input to the output and the output to the input of the energy switching module 410 is greater than 5V.
  • the data switching module 420 is configured to switch the conduction of the data contact pads of the first USB contact piece 20 and the second USB contact piece 30.
  • the overcurrent protection circuit 50 is configured to perform overcurrent protection on the energy switching module 410 and the data switching module 420.
  • the energy switching module 410 includes a first chip U1 and a second chip U2, and the data switching module 420 includes a third chip U3.
  • the A2 and B2 pins of the first chip U1 are energy inputs.
  • the A1 pin and the B1 pin of the first chip U1 are energy outputs.
  • the C1 end of the first chip U1 is a ground terminal.
  • the C2 end of the first chip U1 is an enable terminal.
  • the second chip U2 and the first chip U1 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 40 is integrated in the NCP339.
  • the first leg of the third chip U3 is the data D+ output terminal
  • the second leg of the third chip U3 is the data D-output terminal
  • the third leg of the third chip U3 is the ground terminal
  • the fourth pin of the third chip U3 is the fourth pin.
  • the fifth pin of the third chip U3 is the first data D+ input terminal
  • the sixth pin of the third chip U3 is the second data D-input terminal
  • the seventh pin of the third chip U3 Is the second data D+ input.
  • the eighth pin of the third chip U3 is an enable terminal
  • the ninth pin of the third chip U3 is a power supply terminal
  • the tenth pin of the third chip U3 is a chip select signal terminal.
  • the model number of the third chip U3 is NLAS7242.
  • the energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, it is electrically connected to the energy input pin VbusB of the second USB contact piece.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively.
  • the data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively,
  • the energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is
  • the first chip U1 and the output pin OUT of the second chip U2 are electrically connected, and the enable pin OE of the third chip U3 is grounded.
  • a first group of data input pins HSD1+, a first group of data input pins HSD1- and a second group of data input pins HSD2+, a second group of data input pins HSD2-, and data pins D+, data pin D- are equivalent and can be interchanged.
  • the models of the first chip U1 and the second chip U2 may also be switches having a symmetric withstand voltage structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or the switch with overcurrent protection type may be selected.
  • the model of the third chip U3 can also be a dual-channel analog switch such as BCT4717, SGM4717, AD7512, etc., and can select a high-speed analog switch or a common analog switch according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the first chip U1 electrically connected to the energy input pin VbusA of the first USB contact piece is made
  • the pin EN is at a high level, and the first chip U1 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the third chip
  • the first set of data input pins HSD1+ of U3 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the first chip U1 and the third chip U3.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the second chip U2 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the second chip U2 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the third chip The second set of data input pins HSD2+ of U3 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the second chip U2 and the third chip U3.
  • the conversion logic of the analog switch of the third chip U3 is as follows:
  • the energy switching module 410 includes a fourth chip U4 and a fifth chip U5, and the data switching module 420 includes a sixth chip U6 and a seventh chip U7.
  • the A2 and B2 pins of the fourth chip U4 are energy inputs.
  • the A1 pin and the B1 pin of the fourth chip U4 are energy outputs.
  • the C1 end of the fourth chip U4 is a ground terminal.
  • the C2 end of the fourth chip U4 is an enable terminal.
  • the fifth chip U5 and the fourth chip U4 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 50 is integrated in the NCP339.
  • the first leg of the sixth chip U6 is an enable terminal.
  • the second pin and the sixth pin of the sixth chip U6 are a data D+ input terminal and a data D-input terminal, respectively.
  • the third pin and the fifth pin of the sixth chip U6 are a data D+ output terminal and a data D-output terminal, respectively.
  • the seventh pin of the sixth chip U6 has no signal.
  • the seventh chip U7 is the same as the sixth chip U6, and their models are all NLAS7213.
  • the energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7.
  • the energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively;
  • the data pin D+B and the data pin DB of the USB contact pad are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively.
  • the power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5.
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6 and the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. .
  • the fourth chip U4, the fifth chip U5, the sixth chip U6 and the seventh chip U7 may be partially or completely integrated and packaged together to reduce the volume.
  • the model of the fourth chip U4 and the fifth chip U5 may also be a switch with a symmetrical voltage-resistant structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or may have an overcurrent Protective switch.
  • the models of the sixth chip U6 and the seventh chip U7 may also be single-channel analog switches such as BCT4157 and TS5A3167, and high-speed analog switches or ordinary analog switches may be selected according to their own product definitions.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fifth chip U5 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN of the enable pin EN and the seventh chip U7 is at a high level, and the fifth chip U5 and the seventh chip U7 are turned on. At this time, the first USB contact piece is turned on by the fifth chip U5 and the seventh chip U7.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the fourth chip U4 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the sixth chip U6 are at a high level, and the fourth chip U4 and the sixth chip U6 are turned on.
  • the second USB contact piece is turned on by the fourth chip U4 and the sixth chip U6.
  • the energy switching module 410 includes an eighth chip U8, and the data switching module 420 includes a ninth chip U9.
  • the eighth chip U8 model is TPS61235, which can select different boosting devices to compensate the voltage drop on the front-end diode according to the product definition.
  • the model of the ninth chip U9 is NLAS7242, and the dual-channel analog switch such as BCT4717, SGM4717, AD7512 can also be used. Choose a high-speed analog switch or a normal analog switch according to your product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1
  • the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2.
  • the negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to each other and electrically connected to the switching pin SW of the ninth chip U9, the input pin VIN, and the enable pin EN.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB
  • the data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded.
  • the first group of data input pins HSD1+, the first group of data input pins HSD1- and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the eighth chip U8 and the ninth chip U9 can be integrally packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level
  • the ninth chip The first set of data input pins HSD1+ of U9 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the ninth chip The second set of data input pins HSD2+ of U9 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the conversion logic of the analog switch of the ninth chip U9 is as follows:
  • the energy switching module includes a tenth chip U10
  • the data switching module includes an eleventh chip U11 and a twelfth chip U12.
  • the model number of the tenth chip U10 is TPS61235, and different boosting devices can be selected according to the product definition to compensate for the voltage drop on the front end diode.
  • the model number of the eleventh chip U11 and the twelfth chip U12 is NLAS7213.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4.
  • the negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to each other and electrically connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12's enable pin OE is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the tenth chip U10, the eleventh chip U11 and the twelfth chip U12 can be integrally or partially packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN and the enable pin EN of the eleventh chip U11 are at a high level, and the tenth chip U10 and the eleventh chip U11 are turned on. At this time, the first USB contact piece is turned on by the tenth chip U10 and the eleventh chip U11.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the tenth chip U10 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the twelfth chip U12 are at a high level, and the tenth chip U10 and the twelfth chip U12 are turned on.
  • the second USB contact piece is turned on by the tenth chip U10 and the twelfth chip U12.
  • the energy switching module includes a fifth diode D5 and a sixth diode D6, and the data switching module includes a thirteenth chip U13.
  • the model of the thirteenth chip U13 is NLAS7242, and a dual-channel analog switch such as BCT4717, SGM4717, and AD7512 can also be used, and a high-speed analog switch or a common analog switch can be selected according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6
  • the positive poles are connected.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13,
  • the data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13.
  • the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged.
  • the energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded.
  • the fifth diode D5 and the sixth diode D6 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth diode D5 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the tenth The first set of data input pins HSD1+ of the three-chip U13 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the fifth diode D5 and the thirteenth chip U13.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the sixth diode D6 electrically connected to the energy input pin VbusB of the second USB contact piece Turn on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • tenth The second set of data input pins HSD2+ of the three chips U13 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the sixth diode D6 and the thirteenth chip U13.
  • the conversion logic of the analog switch of the thirteenth chip U13 is as follows:
  • the energy switching module includes a seventh diode D7 and an eighth diode D8.
  • the data switching module includes a fourteenth chip U14 and a fifteenth chip U15.
  • the model number of the fourteenth chip U14 and the fifteenth chip U15 is NLAS7213.
  • An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive poles are connected.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip
  • the enable pin OE of U15 is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  • a Zener diode D3 is connected to the cathode of the seventh diode D7 and the eighth diode D8, and the Zener diode D3 is of the type ZENER3.
  • the seventh diode D7 and the eighth diode D8 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fourteenth chip U14 electrically connected to the energy input pin VbusA of the first USB contact piece
  • the enable pin EN is at a high level
  • the seventh diode D7 and the fourteenth chip U14 are turned on.
  • the first USB contact piece is turned on by the seventh diode D7 and the fourteenth chip U14.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the enable pin EN is at a high level
  • the eighth diode D8 and the fifteenth chip U15 are turned on.
  • the second USB contact piece is turned on by the eighth diode D8 and the fifteenth chip U15.
  • the terminal 1 in an embodiment includes a USB circuit 100 and a central processing unit 200.
  • the terminal 1 provided by the embodiment of the present invention includes, but is not limited to, a data cable with a USB interface, a voice recorder, a USB flash drive, a digital camera, a video camera, and an MP3 (Moving). Picture Experts Group Audio Layer III, Motion Picture Expert Compresses Standard Audio Level 3), MP4 (MPEG-4 Part 14, MPEG-4 14 part), driving recorder, learning machine, tablet, point pen, lamp or fan.
  • MP3 Motion Picture Expert Compresses Standard Audio Level 3
  • MP4 MPEG-4 Part 14, MPEG-4 14 part
  • the USB circuit 100 in an embodiment includes a USB connection piece 10, a first USB contact piece 20, a second USB contact piece 30, a switching circuit 40, and an overcurrent protection circuit 50.
  • the first USB contact piece 20 is disposed on a surface of the USB connecting piece 10.
  • the second USB contact piece 30 is disposed on the other surface of the USB connection piece 10 opposite to the first USB contact piece 20.
  • the switching circuit 40 is electrically connected to the first USB contact piece 20 and the second USB contact piece 30.
  • the switching circuit 40 is configured to switch the conduction of the first USB contact piece 20 and the second USB contact piece 30.
  • the USB circuit 100 can switch between the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30, thereby enabling the USB connection piece 10 to be inserted in the forward and reverse directions, and the USB circuit 100 can Easy to use and save time.
  • the switching circuit 40 in an embodiment includes an energy switching module 410 and a data switching module 420.
  • the energy switching module 410 is configured to switch the conduction of the charging contacts of the first USB contact piece 20 and the second USB contact piece 30.
  • the input voltage from the input to the output and the output to the input of the energy switching module 410 is greater than 5V.
  • the data switching module 420 is configured to switch the conduction of the data contact pads of the first USB contact piece 20 and the second USB contact piece 30.
  • the overcurrent protection circuit 50 is configured to perform overcurrent protection on the energy switching module 410 and the data switching module 420.
  • the energy switching module 410 includes a first chip U1 and a second chip U2, and the data switching module 420 includes a third chip U3.
  • the A2 and B2 pins of the first chip U1 are energy inputs.
  • the A1 pin and the B1 pin of the first chip U1 are energy outputs.
  • the C1 end of the first chip U1 is a ground terminal.
  • the C2 end of the first chip U1 is an enable terminal.
  • the second chip U2 and the first chip U1 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 40 is integrated in the NCP339.
  • the first leg of the third chip U3 is the data D+ output terminal
  • the second leg of the third chip U3 is the data D-output terminal
  • the third leg of the third chip U3 is the ground terminal
  • the fourth pin of the third chip U3 is the fourth pin.
  • the fifth pin of the third chip U3 is the first data D+ input terminal
  • the sixth pin of the third chip U3 is the second data D-input terminal
  • the seventh pin of the third chip U3 Is the second data D+ input.
  • the eighth pin of the third chip U3 is an enable terminal
  • the ninth pin of the third chip U3 is a power supply terminal
  • the tenth pin of the third chip U3 is a chip select signal terminal.
  • the model number of the third chip U3 is NLAS7242.
  • the energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, it is electrically connected to the energy input pin VbusB of the second USB contact piece.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively.
  • the data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively,
  • the energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is
  • the first chip U1 and the output pin OUT of the second chip U2 are electrically connected, and the enable pin OE of the third chip U3 is grounded.
  • a first group of data input pins HSD1+, a first group of data input pins HSD1- and a second group of data input pins HSD2+, a second group of data input pins HSD2-, and data pins D+, data pin D- are equivalent and can be interchanged.
  • the models of the first chip U1 and the second chip U2 may also be switches having a symmetric withstand voltage structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or the switch with overcurrent protection type may be selected.
  • the model of the third chip U3 can also be a dual-channel analog switch such as BCT4717, SGM4717, AD7512, etc., and can select a high-speed analog switch or a common analog switch according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the first chip U1 electrically connected to the energy input pin VbusA of the first USB contact piece is made
  • the pin EN is at a high level, and the first chip U1 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the third chip
  • the first set of data input pins HSD1+ of U3 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the first chip U1 and the third chip U3.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the second chip U2 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the second chip U2 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the third chip The second set of data input pins HSD2+ of U3 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the second chip U2 and the third chip U3.
  • the conversion logic of the analog switch of the third chip U3 is as follows:
  • the energy switching module 410 includes a fourth chip U4 and a fifth chip U5, and the data switching module 420 includes a sixth chip U6 and a seventh chip U7.
  • the A2 and B2 pins of the fourth chip U4 are energy inputs.
  • the A1 pin and the B1 pin of the fourth chip U4 are energy outputs.
  • the C1 end of the fourth chip U4 is a ground terminal.
  • the C2 end of the fourth chip U4 is an enable terminal.
  • the fifth chip U5 and the fourth chip U4 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 50 is integrated in the NCP339.
  • the first leg of the sixth chip U6 is an enable terminal.
  • the second pin and the sixth pin of the sixth chip U6 are a data D+ input terminal and a data D-input terminal, respectively.
  • the third pin and the fifth pin of the sixth chip U6 are a data D+ output terminal and a data D-output terminal, respectively.
  • the seventh pin of the sixth chip U6 has no signal.
  • the seventh chip U7 is the same as the sixth chip U6, and their models are all NLAS7213.
  • the energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7.
  • the energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively;
  • the data pin D+B and the data pin DB of the USB contact pad are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively.
  • the power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5.
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6 and the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. .
  • the fourth chip U4, the fifth chip U5, the sixth chip U6 and the seventh chip U7 may be partially or completely integrated and packaged together to reduce the volume.
  • the model of the fourth chip U4 and the fifth chip U5 may also be a switch with a symmetrical voltage-resistant structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or may have an overcurrent Protective switch.
  • the models of the sixth chip U6 and the seventh chip U7 may also be single-channel analog switches such as BCT4157 and TS5A3167, and high-speed analog switches or ordinary analog switches may be selected according to their own product definitions.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fifth chip U5 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN of the enable pin EN and the seventh chip U7 is at a high level, and the fifth chip U5 and the seventh chip U7 are turned on. At this time, the first USB contact piece is turned on by the fifth chip U5 and the seventh chip U7.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the fourth chip U4 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the sixth chip U6 are at a high level, and the fourth chip U4 and the sixth chip U6 are turned on.
  • the second USB contact piece is turned on by the fourth chip U4 and the sixth chip U6.
  • the energy switching module 410 includes an eighth chip U8, and the data switching module 420 includes a ninth chip U9.
  • the eighth chip U8 model is TPS61235, which can select different boosting devices to compensate the voltage drop on the front-end diode according to the product definition.
  • the model of the ninth chip U9 is NLAS7242, and the dual-channel analog switch such as BCT4717, SGM4717, AD7512 can also be used. Choose a high-speed analog switch or a normal analog switch according to your product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1
  • the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2.
  • the negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to each other and electrically connected to the switching pin SW of the ninth chip U9, the input pin VIN, and the enable pin EN.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB
  • the data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded.
  • the first group of data input pins HSD1+, the first group of data input pins HSD1- and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the eighth chip U8 and the ninth chip U9 can be integrally packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level
  • the ninth chip The first set of data input pins HSD1+ of U9 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the ninth chip The second set of data input pins HSD2+ of U9 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the conversion logic of the analog switch of the ninth chip U9 is as follows:
  • the energy switching module includes a tenth chip U10
  • the data switching module includes an eleventh chip U11 and a twelfth chip U12.
  • the model number of the tenth chip U10 is TPS61235, and different boosting devices can be selected according to the product definition to compensate for the voltage drop on the front end diode.
  • the model number of the eleventh chip U11 and the twelfth chip U12 is NLAS7213.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4.
  • the negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to each other and electrically connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12's enable pin OE is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the tenth chip U10, the eleventh chip U11 and the twelfth chip U12 can be integrally or partially packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN and the enable pin EN of the eleventh chip U11 are at a high level, and the tenth chip U10 and the eleventh chip U11 are turned on. At this time, the first USB contact piece is turned on by the tenth chip U10 and the eleventh chip U11.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the tenth chip U10 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the twelfth chip U12 are at a high level, and the tenth chip U10 and the twelfth chip U12 are turned on.
  • the second USB contact piece is turned on by the tenth chip U10 and the twelfth chip U12.
  • the energy switching module includes a fifth diode D5 and a sixth diode D6, and the data switching module includes a thirteenth chip U13.
  • the model of the thirteenth chip U13 is NLAS7242, and a dual-channel analog switch such as BCT4717, SGM4717, and AD7512 can also be used, and a high-speed analog switch or a common analog switch can be selected according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6
  • the positive poles are connected.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13,
  • the data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13.
  • the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged.
  • the energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded.
  • the fifth diode D5 and the sixth diode D6 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth diode D5 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the tenth The first set of data input pins HSD1+ of the three-chip U13 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the fifth diode D5 and the thirteenth chip U13.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the sixth diode D6 electrically connected to the energy input pin VbusB of the second USB contact piece Turn on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • tenth The second set of data input pins HSD2+ of the three chips U13 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the sixth diode D6 and the thirteenth chip U13.
  • the conversion logic of the analog switch of the thirteenth chip U13 is as follows:
  • the energy switching module includes a seventh diode D7 and an eighth diode D8.
  • the data switching module includes a fourteenth chip U14 and a fifteenth chip U15.
  • the model number of the fourteenth chip U14 and the fifteenth chip U15 is NLAS7213.
  • An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive poles are connected.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip
  • the enable pin OE of U15 is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  • a Zener diode D3 is connected to the cathode of the seventh diode D7 and the eighth diode D8, and the Zener diode D3 is of the type ZENER3.
  • the seventh diode D7 and the eighth diode D8 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fourteenth chip U14 electrically connected to the energy input pin VbusA of the first USB contact piece
  • the enable pin EN is at a high level
  • the seventh diode D7 and the fourteenth chip U14 are turned on.
  • the first USB contact piece is turned on by the seventh diode D7 and the fourteenth chip U14.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the enable pin EN is at a high level
  • the eighth diode D8 and the fifteenth chip U15 are turned on.
  • the second USB contact piece is turned on by the eighth diode D8 and the fifteenth chip U15.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

A USB circuit, applicable to the technical field of electronics. The USB circuit comprises a USB connecting piece (10), a first USB contact piece (20), a second USB contact piece (30), and a switching circuit (40). The first USB contact piece (20) is disposed on one surface of the USB connecting piece (10). The second USB contact piece (20) is disposed on the other surface of the USB connecting piece (10) opposite to the first USB contact piece (20). The switching circuit (40) is electrically connected to the first USB contact piece (20) and the second USB contact piece (30), and the switching circuit (40) is configured to switch between conducting the first USB contact piece (20) and conducting the second USB contact piece (30). Also provided is a terminal. By providing the switching circuit (40) to switch between conducting the first USB contact piece (20) and conducting the second USB contact piece (30), the USB circuit can operate while enabling a reversible insertion connection of the USB connecting piece (10).

Description

终端及USB电路  Terminal and USB circuit 技术领域Technical field
本发明属于电子技术领域,尤其涉及一种终端及USB电路。 The invention belongs to the field of electronic technology, and in particular relates to a terminal and a USB circuit.
背景技术Background technique
USB,是英文Universal Serial Bus(通用串行总线)的缩写,而其中文简称为“通串线”,是一个外部总线标准,用于规范电脑与外部设备的连接和通讯。是应用在PC领域的接口技术。USB接口支持设备的即插即用和热插拔功能。USB, English Universal Serial Abbreviation for Bus (Universal Serial Bus), which is abbreviated as "Through String" in Chinese, is an external bus standard for regulating the connection and communication between computers and external devices. It is an interface technology applied in the PC field. The USB interface supports plug-and-play and hot-swap capabilities of the device.
人们在使用 USB 插头的过程中,总是需要识别方向才能准确插入,这在生活中给我们带来了很多不方便,且浪费时间。People are using USB In the process of plugging, it is always necessary to recognize the direction in order to insert accurately, which brings us a lot of inconvenience and wastes time in life.
技术问题technical problem
本发明提供一种USB电路,旨在解决在使用 USB 插头的过程中,总是需要识别方向才能准确插入的问题。 The present invention provides a USB circuit designed to solve the problem that in the process of using a USB plug, it is always necessary to recognize the direction to be accurately inserted.
技术解决方案Technical solution
一种USB电路,包括:A USB circuit comprising:
USB连接片;USB connection piece;
第一USB接触片,设置在所述USB连接片的一表面上;a first USB contact piece disposed on a surface of the USB connecting piece;
第二USB接触片,设置在所述USB连接片上与所述第一USB接触片相对的另一表面上;以及a second USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece;
切换电路,与所述第一USB接触片以及所述第二USB接触片电连接,所述切换电路用于切换所述第一USB接触片与所述第二USB接触片的导通。The switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
此外还提供了一种终端。A terminal is also provided.
一种终端,包括:A terminal comprising:
USB连接片;USB connection piece;
第一USB接触片,设置在所述USB连接片的一表面上;a first USB contact piece disposed on a surface of the USB connecting piece;
第二USB接触片,设置在所述USB连接片上与所述第一USB接触片相对的另一表面上;以及a second USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece;
切换电路,与所述第一USB接触片以及所述第二USB接触片电连接,所述切换电路用于切换所述第一USB接触片与所述第二USB接触片的导通。The switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
有益效果Beneficial effect
上述USB电路通过设置切换电路,能够对第一USB接触片的导通和第二USB接触片的导通进行切换,从而能够实现USB连接片正反插,USB电路都能够使用。 By providing the switching circuit, the USB circuit can switch between the conduction of the first USB contact piece and the conduction of the second USB contact piece, thereby enabling the USB connection piece to be inserted and reinsed, and the USB circuit can be used.
附图说明DRAWINGS
图1是一实施例中的USB电路的结构示意图;1 is a schematic structural diagram of a USB circuit in an embodiment;
图2是一实施例中的切换电路的模块结构示意图;2 is a block diagram showing the structure of a switching circuit in an embodiment;
图3是一实施例中的切换电路的电路图;Figure 3 is a circuit diagram of a switching circuit in an embodiment;
图4是另一实施例中的切换电路的电路图;4 is a circuit diagram of a switching circuit in another embodiment;
图5是又一实施例中的切换电路的电路图;Figure 5 is a circuit diagram of a switching circuit in still another embodiment;
图6是一个实施例中的切换电路的电路图;Figure 6 is a circuit diagram of a switching circuit in one embodiment;
图7是一个实施例中的切换电路的电路图;Figure 7 is a circuit diagram of a switching circuit in one embodiment;
图8是一个实施例中的切换电路的电路图;Figure 8 is a circuit diagram of a switching circuit in one embodiment;
图9是一实施例中的终端的模块结构示意图。FIG. 9 is a block diagram showing the structure of a terminal in an embodiment.
本发明的实施方式Embodiments of the invention
以下详细描述参考附图,附图通过示例示出了可实践本发明的具体细节和实施例。此处使用的词语“示例性”意味着“作为一个例子、实例或例示”。此处被描述为“示例性”的任何实施例或设计不需要被视为相对于其他实施例或设计而言优选或有益的。The detailed description is made with reference to the accompanying drawings, in which FIG. The word "exemplary" is used herein to mean "serving as an example, instance or illustration." Any embodiment or design described herein as "exemplary" is not required to be construed as preferred or advantageous over other embodiments or designs.
注意到在本说明书中,提及包含于“一个实施例”、“实例实施例”、“实施例”、“另一个实施例”、“一些实施例”、“不同实施例”、“其他实施例”、“选择性实施例”等中的不同特征(例如,元件、结构、模块、组件、步骤、操作、特性等),将意味着任何这些特征包含于本公开的一个或多个实施例中,但可以或可不必要地在相同实施例中组合。It is noted that in the present specification, reference is made to "one embodiment", "an example embodiment", "an embodiment", "another embodiment", "some embodiments", "different embodiments", "other implementations" Different features (e.g., elements, structures, modules, components, steps, operations, characteristics, etc.) in the examples, "optional embodiments", etc., would mean that any of these features are included in one or more embodiments of the present disclosure. Medium, but may or may not be combined in the same embodiment.
注意到在本说明书中,提及“若干”可意指一个或多个。例如,若干对象可能是1个对象、10个对象、50个对象或任意数量的对象。还注意到在本说明书中,提及“至少其一”可意指任何组合。例如,对象A和对象B中至少其一可以是对象A、对象B或者对象A和对象B两者。It is noted that in this specification, reference to "a number" may mean one or more. For example, several objects may be 1 object, 10 objects, 50 objects, or any number of objects. It is also noted that in the present specification, the reference to "at least one of" may mean any combination. For example, at least one of object A and object B may be object A, object B, or both object A and object B.
本发明实施例的USB电路100通过设置切换电路40,能够对第一USB接触片20的导通和第二USB接触片30的导通进行切换,从而能够实现USB连接片10正反插,USB电路100都能够使用。The USB circuit 100 of the embodiment of the present invention can switch the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30 by setting the switching circuit 40, thereby enabling the USB connection piece 10 to be inserted and reversed, USB Circuit 100 can be used.
如图1所示,一实施例中的USB电路100,包括USB连接片10、第一USB接触片20、第二USB接触片30、切换电路40和过流保护电路50。As shown in FIG. 1, the USB circuit 100 in an embodiment includes a USB connection piece 10, a first USB contact piece 20, a second USB contact piece 30, a switching circuit 40, and an overcurrent protection circuit 50.
第一USB接触片20设置在USB连接片10的一表面上。第二USB接触片30设置在USB连接片10上与第一USB接触片20相对的另一表面上。切换电路40与第一USB接触片20以及第二USB接触片30电连接。切换电路40用于切换第一USB接触片20与第二USB接触片30的导通。The first USB contact piece 20 is disposed on a surface of the USB connecting piece 10. The second USB contact piece 30 is disposed on the other surface of the USB connection piece 10 opposite to the first USB contact piece 20. The switching circuit 40 is electrically connected to the first USB contact piece 20 and the second USB contact piece 30. The switching circuit 40 is configured to switch the conduction of the first USB contact piece 20 and the second USB contact piece 30.
上述USB电路100通过设置切换电路40,能够对第一USB接触片20的导通和第二USB接触片30的导通进行切换,从而能够实现USB连接片10正反插,USB电路100都能够使用,使用方便,从而能够节省时间。By providing the switching circuit 40, the USB circuit 100 can switch between the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30, thereby enabling the USB connection piece 10 to be inserted in the forward and reverse directions, and the USB circuit 100 can Easy to use and save time.
如图2所示,一实施例中的切换电路40包括能量切换模块410和数据切换模块420。能量切换模块410用于对第一USB接触片20和第二USB接触片30的充电接触片的导通进行切换。能量切换模块410的输入端到输出端和输出端到输入端的耐压大于5V。数据切换模块420用于对第一USB接触片20和第二USB接触片30的数据接触片的导通进行切换。过流保护电路50用于对能量切换模块410与数据切换模块420进行过流保护。As shown in FIG. 2, the switching circuit 40 in an embodiment includes an energy switching module 410 and a data switching module 420. The energy switching module 410 is configured to switch the conduction of the charging contacts of the first USB contact piece 20 and the second USB contact piece 30. The input voltage from the input to the output and the output to the input of the energy switching module 410 is greater than 5V. The data switching module 420 is configured to switch the conduction of the data contact pads of the first USB contact piece 20 and the second USB contact piece 30. The overcurrent protection circuit 50 is configured to perform overcurrent protection on the energy switching module 410 and the data switching module 420.
如图3所示,在一个具体的实施例中,能量切换模块410包括第一芯片U1和第二芯片U2,数据切换模块420包括第三芯片U3。第一芯片U1的A2脚和B2脚为能量输入端。第一芯片U1的A1脚和B1脚为能量输出端。第一芯片U1的C1端为接地端。第一芯片U1的C2端为使能端。第二芯片U2与第一芯片U1为相同型号的芯片,它们的型号都为NCP339。过流保护电路40是集成在NCP339中的。第三芯片U3的第1脚为数据D+输出端,第三芯片U3的第2脚为数据D-输出端,第三芯片U3的第3脚为接地端,第三芯片U3的第4脚为为第一数据D-输入端,第三芯片U3的第5脚为第一数据D+输入端,第三芯片U3的第6脚为第二数据D-输入端,第三芯片U3的第7脚为第二数据D+输入端。第三芯片U3的第8脚为使能端,第三芯片U3的第9脚为电源端,第三芯片U3的第10脚为片选信号端。第三芯片U3的型号为NLAS7242。As shown in FIG. 3, in a specific embodiment, the energy switching module 410 includes a first chip U1 and a second chip U2, and the data switching module 420 includes a third chip U3. The A2 and B2 pins of the first chip U1 are energy inputs. The A1 pin and the B1 pin of the first chip U1 are energy outputs. The C1 end of the first chip U1 is a ground terminal. The C2 end of the first chip U1 is an enable terminal. The second chip U2 and the first chip U1 are the same type of chips, and their models are all NCP339. The overcurrent protection circuit 40 is integrated in the NCP339. The first leg of the third chip U3 is the data D+ output terminal, the second leg of the third chip U3 is the data D-output terminal, the third leg of the third chip U3 is the ground terminal, and the fourth pin of the third chip U3 is the fourth pin. For the first data D-input, the fifth pin of the third chip U3 is the first data D+ input terminal, the sixth pin of the third chip U3 is the second data D-input terminal, and the seventh pin of the third chip U3 Is the second data D+ input. The eighth pin of the third chip U3 is an enable terminal, the ninth pin of the third chip U3 is a power supply terminal, and the tenth pin of the third chip U3 is a chip select signal terminal. The model number of the third chip U3 is NLAS7242.
所述第一芯片U1的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第三芯片U3的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-电连接,所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第三芯片U3的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第三芯片U3的片选信号引脚S电连接,所述第三芯片U3的电源引脚VCC与所述第一芯片U1以及所述第二芯片U2的输出引脚OUT电连接,所述第三芯片U3的使能引脚OE接地。在所述第三芯片U3中,第一组数据输入引脚HSD1+、第一组数据输入引脚HSD1-和第二组数据输入引脚HSD2+、第二组数据输入引脚HSD2-以及数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第一芯片U1、所述第二芯片U2和所述第三芯片U3可部分或全部集成封装到一起以减少体积。第一芯片U1和第二芯片U2的型号还可以为TPS2511、NCP331、G517等具有对称耐压结构的开关,可依据自身产品需求选择电流大小的开关,也可选择带有过流保护型的开关。第三芯片U3的型号还可以为BCT4717、SGM4717、AD7512等双通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。The energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, it is electrically connected to the energy input pin VbusB of the second USB contact piece. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively. The data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively, The energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is The first chip U1 and the output pin OUT of the second chip U2 are electrically connected, and the enable pin OE of the third chip U3 is grounded. In the third chip U3, a first group of data input pins HSD1+, a first group of data input pins HSD1- and a second group of data input pins HSD2+, a second group of data input pins HSD2-, and data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the first chip U1, the second chip U2 and the third chip U3 may be partially or completely integrated and packaged together to reduce the volume. The models of the first chip U1 and the second chip U2 may also be switches having a symmetric withstand voltage structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or the switch with overcurrent protection type may be selected. . The model of the third chip U3 can also be a dual-channel analog switch such as BCT4717, SGM4717, AD7512, etc., and can select a high-speed analog switch or a common analog switch according to its own product definition.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第一芯片U1的使能引脚EN为高电平,第一芯片U1导通。第二USB接触片的能量输入引脚VbusB为低电平,与第二USB接触片的能量输入引脚VbusB电连接的第三芯片U3的片选信号引脚S为低电平,第三芯片U3的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-导通。此时,第一USB接触片通过第一芯片U1和第三芯片U3导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the first chip U1 electrically connected to the energy input pin VbusA of the first USB contact piece is made The pin EN is at a high level, and the first chip U1 is turned on. The energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the third chip The first set of data input pins HSD1+ of U3 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the first chip U1 and the third chip U3.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第二芯片U2的使能引脚EN为高电平,第二芯片U2导通。第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第三芯片U3的片选信号引脚S为高电平,第三芯片U3的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-导通。此时,第二USB接触片通过第二芯片U2和第三芯片U3导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the second chip U2 electrically connected to the energy input pin VbusB of the second USB contact piece is made The pin EN is at a high level, and the second chip U2 is turned on. The energy input pin VbusB of the second USB contact piece is at a high level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level, and the third chip The second set of data input pins HSD2+ of U3 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the second chip U2 and the third chip U3.
其中,第三芯片U3的模拟开关的转换逻辑见下表: The conversion logic of the analog switch of the third chip U3 is as follows:
OE OE S S HSD1+,
HSD1-
HSD1+,
HSD1-
HSD2+,
HSD2-
HSD2+,
HSD2-
1 1 x x OFF OFF OFF OFF
0 0 0 0 ON ON OFF OFF
0 0 1 1 OFF OFF ON ON
如图4所示,在另一个具体的实施例中,能量切换模块410包括第四芯片U4和第五芯片U5,所述数据切换模块420包括第六芯片U6和第七芯片U7。As shown in FIG. 4, in another specific embodiment, the energy switching module 410 includes a fourth chip U4 and a fifth chip U5, and the data switching module 420 includes a sixth chip U6 and a seventh chip U7.
第四芯片U4的A2脚和B2脚为能量输入端。第四芯片U4的A1脚和B1脚为能量输出端。第四芯片U4的C1端为接地端。第四芯片U4的C2端为使能端。第五芯片U5与第四芯片U4为相同型号的芯片,它们的型号都为NCP339。过流保护电路50集成在NCP339中。第六芯片U6的第1脚为使能端。第六芯片U6的第2脚和第6脚分别为数据D+输入端和数据D-输入端。第六芯片U6的第3脚和第5脚分别为数据D+输出端和数据D-输出端。第六芯片U6的第7脚为无信号。第七芯片U7与第六芯片U6相同,它们的型号都为NLAS7213。The A2 and B2 pins of the fourth chip U4 are energy inputs. The A1 pin and the B1 pin of the fourth chip U4 are energy outputs. The C1 end of the fourth chip U4 is a ground terminal. The C2 end of the fourth chip U4 is an enable terminal. The fifth chip U5 and the fourth chip U4 are the same type of chips, and their models are all NCP339. The overcurrent protection circuit 50 is integrated in the NCP339. The first leg of the sixth chip U6 is an enable terminal. The second pin and the sixth pin of the sixth chip U6 are a data D+ input terminal and a data D-input terminal, respectively. The third pin and the fifth pin of the sixth chip U6 are a data D+ output terminal and a data D-output terminal, respectively. The seventh pin of the sixth chip U6 has no signal. The seventh chip U7 is the same as the sixth chip U6, and their models are all NLAS7213.
所述第五芯片U5的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA以及所述第七芯片U7的使能引脚OE电连接;所述第四芯片U4的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB以及所述第六芯片U6的使能引脚OE电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第七芯片U7的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第六芯片U6的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接。所述第六芯片U6的电源引脚VCC与所述第七芯片U7的电源引脚VCC与所述第四芯片U4和所述第五芯片U5的输出引脚OUT电连接。其中,所述第六芯片U6和所述第七芯片U7的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第四芯片U4、所述第五芯片U5、所述第六芯片U6和所述第七芯片U7可部分或全部集成封装到一起以减少体积。所述第四芯片U4、所述第五芯片U5的型号还可以为TPS2511、NCP331、G517等具有对称耐压结构的开关,可依据自身产品需求选择电流大小的开关,也可选择带有过流保护型的开关。所述第六芯片U6和所述第七芯片U7的型号还可以为BCT4157、TS5A3167等单通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。The energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7. The energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively; The data pin D+B and the data pin DB of the USB contact pad are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively. The power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5. The data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6 and the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. . It can be understood that the fourth chip U4, the fifth chip U5, the sixth chip U6 and the seventh chip U7 may be partially or completely integrated and packaged together to reduce the volume. The model of the fourth chip U4 and the fifth chip U5 may also be a switch with a symmetrical voltage-resistant structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or may have an overcurrent Protective switch. The models of the sixth chip U6 and the seventh chip U7 may also be single-channel analog switches such as BCT4157 and TS5A3167, and high-speed analog switches or ordinary analog switches may be selected according to their own product definitions.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第五芯片U5的使能引脚EN与第七芯片U7的使能引脚EN为高电平,第五芯片U5和第七芯片U7导通。此时,第一USB接触片通过第五芯片U5和第七芯片U7导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth chip U5 electrically connected to the energy input pin VbusA of the first USB contact piece is made. The enable pin EN of the enable pin EN and the seventh chip U7 is at a high level, and the fifth chip U5 and the seventh chip U7 are turned on. At this time, the first USB contact piece is turned on by the fifth chip U5 and the seventh chip U7.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第四芯片U4的使能引脚EN与第六芯片U6的使能引脚EN为高电平,第四芯片U4和第六芯片U6导通。此时,第二USB接触片通过第四芯片U4和第六芯片U6导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the fourth chip U4 electrically connected to the energy input pin VbusB of the second USB contact piece is made The enable pin EN and the enable pin EN of the sixth chip U6 are at a high level, and the fourth chip U4 and the sixth chip U6 are turned on. At this time, the second USB contact piece is turned on by the fourth chip U4 and the sixth chip U6.
如图5所示,在又一实施例中,能量切换模块410包括第八芯片U8,数据切换模块420包括第九芯片U9。第八芯片U8型号为TPS61235,可依据产品定义选择不同的升压器件补偿前端二极管上的压降,第九芯片U9的型号为NLAS7242,也可以使用BCT4717、SGM4717、AD7512等双通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。As shown in FIG. 5, in yet another embodiment, the energy switching module 410 includes an eighth chip U8, and the data switching module 420 includes a ninth chip U9. The eighth chip U8 model is TPS61235, which can select different boosting devices to compensate the voltage drop on the front-end diode according to the product definition. The model of the ninth chip U9 is NLAS7242, and the dual-channel analog switch such as BCT4717, SGM4717, AD7512 can also be used. Choose a high-speed analog switch or a normal analog switch according to your product definition.
所述第一USB接触片的能量输入引脚VbusA与第一二极管D1的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第二二极管D2的正极相连,所述第一二极管D1的负极以及所述第二二极管D2的负极相连后与所述第九芯片U9的切换引脚SW、输入引脚VIN和使能引脚EN电连接。所述第一USB接触片的数据引脚D+A与所述第九芯片U9的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第九芯片U9的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第九芯片U9的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第九芯片U9的第二组数据输入引脚HSD2-相连。所述第二USB接触片的能量输入引脚VbusB与所述第九芯片U9的片选信号引脚S相连,所述第九芯片U9的使能引脚OE接地。在所述第九芯片U9中,第一组数据输入引脚HSD1+、第一组数据输入引脚HSD1-和第二组数据输入引脚HSD2+、第二组数据输入引脚HSD2-以及数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第八芯片U8、所述第九芯片U9可集成封装到一起以减少体积。The energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1, and the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2. The negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to each other and electrically connected to the switching pin SW of the ninth chip U9, the input pin VIN, and the enable pin EN. The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB The data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9. The energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded. In the ninth chip U9, the first group of data input pins HSD1+, the first group of data input pins HSD1- and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the eighth chip U8 and the ninth chip U9 can be integrally packaged together to reduce the volume.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第八芯片U8的使能引脚EN为高电平,第八芯片U8导通。第二USB接触片的能量输入引脚VbusB为低电平,与第二USB接触片的能量输入引脚VbusB电连接的第九芯片U9的片选信号引脚S为低电平,第九芯片U9的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-导通。此时,第一USB接触片通过第八芯片U8和第九芯片U9导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the eighth chip U8 electrically connected to the energy input pin VbusA of the first USB contact piece is made. The pin EN is at a high level, and the eighth chip U8 is turned on. The energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the ninth chip The first set of data input pins HSD1+ of U9 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第八芯片U8的使能引脚EN为高电平,第八芯片U8导通。第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第九芯片U9的片选信号引脚S为高电平,第九芯片U9的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-导通。此时,第二USB接触片通过第八芯片U8和第九芯片U9导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the eighth chip U8 electrically connected to the energy input pin VbusB of the second USB contact piece is made The pin EN is at a high level, and the eighth chip U8 is turned on. The energy input pin VbusB of the second USB contact piece is at a high level, and the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level, the ninth chip The second set of data input pins HSD2+ of U9 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
其中,第九芯片U9的模拟开关的转换逻辑见下表: Among them, the conversion logic of the analog switch of the ninth chip U9 is as follows:
OE OE S S HSD1+,
HSD1-
HSD1+,
HSD1-
HSD2+,
HSD2-
HSD2+,
HSD2-
1 1 x x OFF OFF OFF OFF
0 0 0 0 ON ON OFF OFF
0 0 1 1 OFF OFF ON ON
如图6所示,在一个实施例中,所述能量切换模块包括第十芯片U10,所述数据切换模块包括第十一芯片U11和第十二芯片U12。所述第十芯片U10的型号为TPS61235,可依据产品定义选择不同的升压器件补偿前端二极管上的压降。所述第十一芯片U11和所述第十二芯片U12的型号为NLAS7213。As shown in FIG. 6, in one embodiment, the energy switching module includes a tenth chip U10, and the data switching module includes an eleventh chip U11 and a twelfth chip U12. The model number of the tenth chip U10 is TPS61235, and different boosting devices can be selected according to the product definition to compensate for the voltage drop on the front end diode. The model number of the eleventh chip U11 and the twelfth chip U12 is NLAS7213.
所述第一USB接触片的能量输入引脚VbusA与第三二极管D3的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第四二极管D4的正极相连,所述第三二极管D3的负极以及所述第四二极管D4的负极相连后与所述第十芯片U10的切换引脚SW、输入引脚VIN和使能引脚EN电连接。所述第一USB接触片的能量输入引脚VbusA与所述第十一芯片U11的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十二芯片U12的使能引脚OE电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十一芯片U11的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十二芯片U12的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十一芯片U11和所述第十二芯片U12的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第十芯片U10、所述第十一芯片U11和所述第十二芯片U12可全部或部分集成封装到一起以减少体积。The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4. The negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to each other and electrically connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10. The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12's enable pin OE is electrically connected. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the tenth chip U10, the eleventh chip U11 and the twelfth chip U12 can be integrally or partially packaged together to reduce the volume.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第十芯片U10的使能引脚EN与第十一芯片U11的使能引脚EN为高电平,第十芯片U10和第十一芯片U11导通。此时,第一USB接触片通过第十芯片U10和第十一芯片U11导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusA of the first USB contact piece is made. The enable pin EN and the enable pin EN of the eleventh chip U11 are at a high level, and the tenth chip U10 and the eleventh chip U11 are turned on. At this time, the first USB contact piece is turned on by the tenth chip U10 and the eleventh chip U11.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第十芯片U10的使能引脚EN与第十二芯片U12的使能引脚EN为高电平,第十芯片U10和第十二芯片U12导通。此时,第二USB接触片通过第十芯片U10和第十二芯片U12导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusB of the second USB contact piece is made The enable pin EN and the enable pin EN of the twelfth chip U12 are at a high level, and the tenth chip U10 and the twelfth chip U12 are turned on. At this time, the second USB contact piece is turned on by the tenth chip U10 and the twelfth chip U12.
如图7所示,在一个实施例中,所述能量切换模块包括第五二极管D5和第六二极管D6,所述数据切换模块包括第十三芯片U13。所述第十三芯片U13的型号为NLAS7242,也可以使用BCT4717、SGM4717、AD7512等双通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。As shown in FIG. 7, in one embodiment, the energy switching module includes a fifth diode D5 and a sixth diode D6, and the data switching module includes a thirteenth chip U13. The model of the thirteenth chip U13 is NLAS7242, and a dual-channel analog switch such as BCT4717, SGM4717, and AD7512 can also be used, and a high-speed analog switch or a common analog switch can be selected according to its own product definition.
所述第一USB接触片的能量输入引脚VbusA与所述第五二极管D5的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第六二极管D6的正极相连。所述第一USB接触片的数据引脚D+A与所述第十三芯片U13的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第十三芯片U13的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第十三芯片U13的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第十三芯片U13的第二组数据输入引脚HSD2-相连,在所述第十三芯片U13中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换。所述第二USB接触片的能量输入引脚VbusB与所述第十三芯片U13的片选信号引脚S相连,所述第十三芯片U13的使能引脚OE接地。在一个实施例中,第五二极管D5和第六二极管D6为肖特基二极管。The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6 The positive poles are connected. The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13, The data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13. In the thirteenth chip U13, the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged. The energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded. In one embodiment, the fifth diode D5 and the sixth diode D6 are Schottky diodes.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,第五二极管D5导通。第二USB接触片的能量输入引脚VbusB为低电平,与第二USB接触片的能量输入引脚VbusB电连接的第十三芯片U13的片选信号引脚S为低电平,第十三芯片U13的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-导通。此时,第一USB接触片通过第五二极管D5和第十三芯片U13导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth diode D5 is turned on. The energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the tenth The first set of data input pins HSD1+ of the three-chip U13 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the fifth diode D5 and the thirteenth chip U13.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第六二极管D6导通。第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第十三芯片U13的片选信号引脚S为高电平,第十三芯片U13的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-导通。此时,第二USB接触片通过第六二极管D6和第十三芯片U13导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the sixth diode D6 electrically connected to the energy input pin VbusB of the second USB contact piece Turn on. The energy input pin VbusB of the second USB contact piece is at a high level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level, tenth The second set of data input pins HSD2+ of the three chips U13 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the sixth diode D6 and the thirteenth chip U13.
其中,第十三芯片U13的模拟开关的转换逻辑见下表:Among them, the conversion logic of the analog switch of the thirteenth chip U13 is as follows:
OE OE S S HSD1+,
HSD1-
HSD1+,
HSD1-
HSD2+,
HSD2-
HSD2+,
HSD2-
1 1 x x OFF OFF OFF OFF
0 0 0 0 ON ON OFF OFF
0 0 1 1 OFF OFF ON ON
如图8所示,在一个实施例中,所述能量切换模块包括第七二极管D7和第八二极管D8。所述数据切换模块包括第十四芯片U14和第十五芯片U15。所述第十四芯片U14和所述第十五芯片U15的型号为NLAS7213。As shown in FIG. 8, in one embodiment, the energy switching module includes a seventh diode D7 and an eighth diode D8. The data switching module includes a fourteenth chip U14 and a fifteenth chip U15. The model number of the fourteenth chip U14 and the fifteenth chip U15 is NLAS7213.
所述第一USB接触片的能量输入引脚VbusA与所述第七二极管D7的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第八二极管D8的正极相连。所述第一USB接触片的能量输入引脚VbusA与所述第十四芯片U14的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十五芯片U15的使能引脚OE电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十四芯片U14的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十五芯片U15的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十四芯片U14和所述第十五芯片U15的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第十四芯片U14和所述第十五芯片U15可集成封装到一起以减少体积。第七二极管D7和第八二极管D8的负极连接有稳压二极管D3,稳压二极管D3的型号为ZENER3。第七二极管D7和第八二极管D8为肖特基二极管。An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive poles are connected. The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip The enable pin OE of U15 is electrically connected. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the fourteenth chip U14 and the fifteenth chip U15 can be integrally packaged together to reduce the volume. A Zener diode D3 is connected to the cathode of the seventh diode D7 and the eighth diode D8, and the Zener diode D3 is of the type ZENER3. The seventh diode D7 and the eighth diode D8 are Schottky diodes.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第十四芯片U14的使能引脚EN为高电平,第七二极管D7和第十四芯片U14导通。此时,第一USB接触片通过第七二极管D7和第十四芯片U14导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the fourteenth chip U14 electrically connected to the energy input pin VbusA of the first USB contact piece The enable pin EN is at a high level, and the seventh diode D7 and the fourteenth chip U14 are turned on. At this time, the first USB contact piece is turned on by the seventh diode D7 and the fourteenth chip U14.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第十五芯片U15的使能引脚EN为高电平,第八二极管D8和第十五芯片U15导通。此时,第二USB接触片通过第八二极管D8和第十五芯片U15导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the fifteenth chip U15 electrically connected to the energy input pin VbusB of the second USB contact piece The enable pin EN is at a high level, and the eighth diode D8 and the fifteenth chip U15 are turned on. At this time, the second USB contact piece is turned on by the eighth diode D8 and the fifteenth chip U15.
如图9所示,一实施例中的终端1包括USB电路100和中央处理器200。本发明实施例提供的终端1包括但不局限于:带USB接口的数据线、录音笔、U盘、数码相机、摄像机、MP3(Moving Picture Experts Group Audio Layer III,动态影像专家压缩标准音频层面3)、MP4(MPEG-4 Part 14,MPEG-4 14部分)、行车记录仪、学习机、平板电脑、点读笔、灯或风扇。As shown in FIG. 9, the terminal 1 in an embodiment includes a USB circuit 100 and a central processing unit 200. The terminal 1 provided by the embodiment of the present invention includes, but is not limited to, a data cable with a USB interface, a voice recorder, a USB flash drive, a digital camera, a video camera, and an MP3 (Moving). Picture Experts Group Audio Layer III, Motion Picture Expert Compresses Standard Audio Level 3), MP4 (MPEG-4 Part 14, MPEG-4 14 part), driving recorder, learning machine, tablet, point pen, lamp or fan.
如图1所示,一实施例中的USB电路100,包括USB连接片10、第一USB接触片20、第二USB接触片30、切换电路40和过流保护电路50。As shown in FIG. 1, the USB circuit 100 in an embodiment includes a USB connection piece 10, a first USB contact piece 20, a second USB contact piece 30, a switching circuit 40, and an overcurrent protection circuit 50.
第一USB接触片20设置在USB连接片10的一表面上。第二USB接触片30设置在USB连接片10上与第一USB接触片20相对的另一表面上。切换电路40与第一USB接触片20以及第二USB接触片30电连接。切换电路40用于切换第一USB接触片20与第二USB接触片30的导通。The first USB contact piece 20 is disposed on a surface of the USB connecting piece 10. The second USB contact piece 30 is disposed on the other surface of the USB connection piece 10 opposite to the first USB contact piece 20. The switching circuit 40 is electrically connected to the first USB contact piece 20 and the second USB contact piece 30. The switching circuit 40 is configured to switch the conduction of the first USB contact piece 20 and the second USB contact piece 30.
上述USB电路100通过设置切换电路40,能够对第一USB接触片20的导通和第二USB接触片30的导通进行切换,从而能够实现USB连接片10正反插,USB电路100都能够使用,使用方便,从而能够节省时间。By providing the switching circuit 40, the USB circuit 100 can switch between the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30, thereby enabling the USB connection piece 10 to be inserted in the forward and reverse directions, and the USB circuit 100 can Easy to use and save time.
如图2所示,一实施例中的切换电路40包括能量切换模块410和数据切换模块420。能量切换模块410用于对第一USB接触片20和第二USB接触片30的充电接触片的导通进行切换。能量切换模块410的输入端到输出端和输出端到输入端的耐压大于5V。数据切换模块420用于对第一USB接触片20和第二USB接触片30的数据接触片的导通进行切换。过流保护电路50用于对能量切换模块410与数据切换模块420进行过流保护。As shown in FIG. 2, the switching circuit 40 in an embodiment includes an energy switching module 410 and a data switching module 420. The energy switching module 410 is configured to switch the conduction of the charging contacts of the first USB contact piece 20 and the second USB contact piece 30. The input voltage from the input to the output and the output to the input of the energy switching module 410 is greater than 5V. The data switching module 420 is configured to switch the conduction of the data contact pads of the first USB contact piece 20 and the second USB contact piece 30. The overcurrent protection circuit 50 is configured to perform overcurrent protection on the energy switching module 410 and the data switching module 420.
如图3所示,在一个具体的实施例中,能量切换模块410包括第一芯片U1和第二芯片U2,数据切换模块420包括第三芯片U3。第一芯片U1的A2脚和B2脚为能量输入端。第一芯片U1的A1脚和B1脚为能量输出端。第一芯片U1的C1端为接地端。第一芯片U1的C2端为使能端。第二芯片U2与第一芯片U1为相同型号的芯片,它们的型号都为NCP339。过流保护电路40是集成在NCP339中的。第三芯片U3的第1脚为数据D+输出端,第三芯片U3的第2脚为数据D-输出端,第三芯片U3的第3脚为接地端,第三芯片U3的第4脚为为第一数据D-输入端,第三芯片U3的第5脚为第一数据D+输入端,第三芯片U3的第6脚为第二数据D-输入端,第三芯片U3的第7脚为第二数据D+输入端。第三芯片U3的第8脚为使能端,第三芯片U3的第9脚为电源端,第三芯片U3的第10脚为片选信号端。第三芯片U3的型号为NLAS7242。As shown in FIG. 3, in a specific embodiment, the energy switching module 410 includes a first chip U1 and a second chip U2, and the data switching module 420 includes a third chip U3. The A2 and B2 pins of the first chip U1 are energy inputs. The A1 pin and the B1 pin of the first chip U1 are energy outputs. The C1 end of the first chip U1 is a ground terminal. The C2 end of the first chip U1 is an enable terminal. The second chip U2 and the first chip U1 are the same type of chips, and their models are all NCP339. The overcurrent protection circuit 40 is integrated in the NCP339. The first leg of the third chip U3 is the data D+ output terminal, the second leg of the third chip U3 is the data D-output terminal, the third leg of the third chip U3 is the ground terminal, and the fourth pin of the third chip U3 is the fourth pin. For the first data D-input, the fifth pin of the third chip U3 is the first data D+ input terminal, the sixth pin of the third chip U3 is the second data D-input terminal, and the seventh pin of the third chip U3 Is the second data D+ input. The eighth pin of the third chip U3 is an enable terminal, the ninth pin of the third chip U3 is a power supply terminal, and the tenth pin of the third chip U3 is a chip select signal terminal. The model number of the third chip U3 is NLAS7242.
所述第一芯片U1的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第三芯片U3的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-电连接,所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第三芯片U3的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第三芯片U3的片选信号引脚S电连接,所述第三芯片U3的电源引脚VCC与所述第一芯片U1以及所述第二芯片U2的输出引脚OUT电连接,所述第三芯片U3的使能引脚OE接地。在所述第三芯片U3中,第一组数据输入引脚HSD1+、第一组数据输入引脚HSD1-和第二组数据输入引脚HSD2+、第二组数据输入引脚HSD2-以及数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第一芯片U1、所述第二芯片U2和所述第三芯片U3可部分或全部集成封装到一起以减少体积。第一芯片U1和第二芯片U2的型号还可以为TPS2511、NCP331、G517等具有对称耐压结构的开关,可依据自身产品需求选择电流大小的开关,也可选择带有过流保护型的开关。第三芯片U3的型号还可以为BCT4717、SGM4717、AD7512等双通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。The energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, it is electrically connected to the energy input pin VbusB of the second USB contact piece. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively. The data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively, The energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is The first chip U1 and the output pin OUT of the second chip U2 are electrically connected, and the enable pin OE of the third chip U3 is grounded. In the third chip U3, a first group of data input pins HSD1+, a first group of data input pins HSD1- and a second group of data input pins HSD2+, a second group of data input pins HSD2-, and data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the first chip U1, the second chip U2 and the third chip U3 may be partially or completely integrated and packaged together to reduce the volume. The models of the first chip U1 and the second chip U2 may also be switches having a symmetric withstand voltage structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or the switch with overcurrent protection type may be selected. . The model of the third chip U3 can also be a dual-channel analog switch such as BCT4717, SGM4717, AD7512, etc., and can select a high-speed analog switch or a common analog switch according to its own product definition.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第一芯片U1的使能引脚EN为高电平,第一芯片U1导通。第二USB接触片的能量输入引脚VbusB为低电平,与第二USB接触片的能量输入引脚VbusB电连接的第三芯片U3的片选信号引脚S为低电平,第三芯片U3的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-导通。此时,第一USB接触片通过第一芯片U1和第三芯片U3导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the first chip U1 electrically connected to the energy input pin VbusA of the first USB contact piece is made The pin EN is at a high level, and the first chip U1 is turned on. The energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the third chip The first set of data input pins HSD1+ of U3 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the first chip U1 and the third chip U3.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第二芯片U2的使能引脚EN为高电平,第二芯片U2导通。第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第三芯片U3的片选信号引脚S为高电平,第三芯片U3的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-导通。此时,第二USB接触片通过第二芯片U2和第三芯片U3导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the second chip U2 electrically connected to the energy input pin VbusB of the second USB contact piece is made The pin EN is at a high level, and the second chip U2 is turned on. The energy input pin VbusB of the second USB contact piece is at a high level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level, and the third chip The second set of data input pins HSD2+ of U3 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the second chip U2 and the third chip U3.
其中,第三芯片U3的模拟开关的转换逻辑见下表: The conversion logic of the analog switch of the third chip U3 is as follows:
OE OE S S HSD1+,
HSD1-
HSD1+,
HSD1-
HSD2+,
HSD2-
HSD2+,
HSD2-
1 1 x x OFF OFF OFF OFF
0 0 0 0 ON ON OFF OFF
0 0 1 1 OFF OFF ON ON
如图4所示,在另一个具体的实施例中,能量切换模块410包括第四芯片U4和第五芯片U5,所述数据切换模块420包括第六芯片U6和第七芯片U7。As shown in FIG. 4, in another specific embodiment, the energy switching module 410 includes a fourth chip U4 and a fifth chip U5, and the data switching module 420 includes a sixth chip U6 and a seventh chip U7.
第四芯片U4的A2脚和B2脚为能量输入端。第四芯片U4的A1脚和B1脚为能量输出端。第四芯片U4的C1端为接地端。第四芯片U4的C2端为使能端。第五芯片U5与第四芯片U4为相同型号的芯片,它们的型号都为NCP339。过流保护电路50集成在NCP339中。第六芯片U6的第1脚为使能端。第六芯片U6的第2脚和第6脚分别为数据D+输入端和数据D-输入端。第六芯片U6的第3脚和第5脚分别为数据D+输出端和数据D-输出端。第六芯片U6的第7脚为无信号。第七芯片U7与第六芯片U6相同,它们的型号都为NLAS7213。The A2 and B2 pins of the fourth chip U4 are energy inputs. The A1 pin and the B1 pin of the fourth chip U4 are energy outputs. The C1 end of the fourth chip U4 is a ground terminal. The C2 end of the fourth chip U4 is an enable terminal. The fifth chip U5 and the fourth chip U4 are the same type of chips, and their models are all NCP339. The overcurrent protection circuit 50 is integrated in the NCP339. The first leg of the sixth chip U6 is an enable terminal. The second pin and the sixth pin of the sixth chip U6 are a data D+ input terminal and a data D-input terminal, respectively. The third pin and the fifth pin of the sixth chip U6 are a data D+ output terminal and a data D-output terminal, respectively. The seventh pin of the sixth chip U6 has no signal. The seventh chip U7 is the same as the sixth chip U6, and their models are all NLAS7213.
所述第五芯片U5的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA以及所述第七芯片U7的使能引脚OE电连接;所述第四芯片U4的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB以及所述第六芯片U6的使能引脚OE电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第七芯片U7的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第六芯片U6的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接。所述第六芯片U6的电源引脚VCC与所述第七芯片U7的电源引脚VCC与所述第四芯片U4和所述第五芯片U5的输出引脚OUT电连接。其中,所述第六芯片U6和所述第七芯片U7的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第四芯片U4、所述第五芯片U5、所述第六芯片U6和所述第七芯片U7可部分或全部集成封装到一起以减少体积。所述第四芯片U4、所述第五芯片U5的型号还可以为TPS2511、NCP331、G517等具有对称耐压结构的开关,可依据自身产品需求选择电流大小的开关,也可选择带有过流保护型的开关。所述第六芯片U6和所述第七芯片U7的型号还可以为BCT4157、TS5A3167等单通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。The energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7. The energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively; The data pin D+B and the data pin DB of the USB contact pad are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively. The power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5. The data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6 and the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. . It can be understood that the fourth chip U4, the fifth chip U5, the sixth chip U6 and the seventh chip U7 may be partially or completely integrated and packaged together to reduce the volume. The model of the fourth chip U4 and the fifth chip U5 may also be a switch with a symmetrical voltage-resistant structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or may have an overcurrent Protective switch. The models of the sixth chip U6 and the seventh chip U7 may also be single-channel analog switches such as BCT4157 and TS5A3167, and high-speed analog switches or ordinary analog switches may be selected according to their own product definitions.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第五芯片U5的使能引脚EN与第七芯片U7的使能引脚EN为高电平,第五芯片U5和第七芯片U7导通。此时,第一USB接触片通过第五芯片U5和第七芯片U7导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth chip U5 electrically connected to the energy input pin VbusA of the first USB contact piece is made. The enable pin EN of the enable pin EN and the seventh chip U7 is at a high level, and the fifth chip U5 and the seventh chip U7 are turned on. At this time, the first USB contact piece is turned on by the fifth chip U5 and the seventh chip U7.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第四芯片U4的使能引脚EN与第六芯片U6的使能引脚EN为高电平,第四芯片U4和第六芯片U6导通。此时,第二USB接触片通过第四芯片U4和第六芯片U6导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the fourth chip U4 electrically connected to the energy input pin VbusB of the second USB contact piece is made The enable pin EN and the enable pin EN of the sixth chip U6 are at a high level, and the fourth chip U4 and the sixth chip U6 are turned on. At this time, the second USB contact piece is turned on by the fourth chip U4 and the sixth chip U6.
如图5所示,在又一实施例中,能量切换模块410包括第八芯片U8,数据切换模块420包括第九芯片U9。第八芯片U8型号为TPS61235,可依据产品定义选择不同的升压器件补偿前端二极管上的压降,第九芯片U9的型号为NLAS7242,也可以使用BCT4717、SGM4717、AD7512等双通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。As shown in FIG. 5, in yet another embodiment, the energy switching module 410 includes an eighth chip U8, and the data switching module 420 includes a ninth chip U9. The eighth chip U8 model is TPS61235, which can select different boosting devices to compensate the voltage drop on the front-end diode according to the product definition. The model of the ninth chip U9 is NLAS7242, and the dual-channel analog switch such as BCT4717, SGM4717, AD7512 can also be used. Choose a high-speed analog switch or a normal analog switch according to your product definition.
所述第一USB接触片的能量输入引脚VbusA与第一二极管D1的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第二二极管D2的正极相连,所述第一二极管D1的负极以及所述第二二极管D2的负极相连后与所述第九芯片U9的切换引脚SW、输入引脚VIN和使能引脚EN电连接。所述第一USB接触片的数据引脚D+A与所述第九芯片U9的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第九芯片U9的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第九芯片U9的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第九芯片U9的第二组数据输入引脚HSD2-相连。所述第二USB接触片的能量输入引脚VbusB与所述第九芯片U9的片选信号引脚S相连,所述第九芯片U9的使能引脚OE接地。在所述第九芯片U9中,第一组数据输入引脚HSD1+、第一组数据输入引脚HSD1-和第二组数据输入引脚HSD2+、第二组数据输入引脚HSD2-以及数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第八芯片U8、所述第九芯片U9可集成封装到一起以减少体积。The energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1, and the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2. The negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to each other and electrically connected to the switching pin SW of the ninth chip U9, the input pin VIN, and the enable pin EN. The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB The data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9. The energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded. In the ninth chip U9, the first group of data input pins HSD1+, the first group of data input pins HSD1- and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the eighth chip U8 and the ninth chip U9 can be integrally packaged together to reduce the volume.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第八芯片U8的使能引脚EN为高电平,第八芯片U8导通。第二USB接触片的能量输入引脚VbusB为低电平,与第二USB接触片的能量输入引脚VbusB电连接的第九芯片U9的片选信号引脚S为低电平,第九芯片U9的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-导通。此时,第一USB接触片通过第八芯片U8和第九芯片U9导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the eighth chip U8 electrically connected to the energy input pin VbusA of the first USB contact piece is made. The pin EN is at a high level, and the eighth chip U8 is turned on. The energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the ninth chip The first set of data input pins HSD1+ of U9 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第八芯片U8的使能引脚EN为高电平,第八芯片U8导通。第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第九芯片U9的片选信号引脚S为高电平,第九芯片U9的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-导通。此时,第二USB接触片通过第八芯片U8和第九芯片U9导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the eighth chip U8 electrically connected to the energy input pin VbusB of the second USB contact piece is made The pin EN is at a high level, and the eighth chip U8 is turned on. The energy input pin VbusB of the second USB contact piece is at a high level, and the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level, the ninth chip The second set of data input pins HSD2+ of U9 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
其中,第九芯片U9的模拟开关的转换逻辑见下表: Among them, the conversion logic of the analog switch of the ninth chip U9 is as follows:
OE OE S S HSD1+,
HSD1-
HSD1+,
HSD1-
HSD2+,
HSD2-
HSD2+,
HSD2-
1 1 x x OFF OFF OFF OFF
0 0 0 0 ON ON OFF OFF
0 0 1 1 OFF OFF ON ON
如图6所示,在一个实施例中,所述能量切换模块包括第十芯片U10,所述数据切换模块包括第十一芯片U11和第十二芯片U12。所述第十芯片U10的型号为TPS61235,可依据产品定义选择不同的升压器件补偿前端二极管上的压降。所述第十一芯片U11和所述第十二芯片U12的型号为NLAS7213。As shown in FIG. 6, in one embodiment, the energy switching module includes a tenth chip U10, and the data switching module includes an eleventh chip U11 and a twelfth chip U12. The model number of the tenth chip U10 is TPS61235, and different boosting devices can be selected according to the product definition to compensate for the voltage drop on the front end diode. The model number of the eleventh chip U11 and the twelfth chip U12 is NLAS7213.
所述第一USB接触片的能量输入引脚VbusA与第三二极管D3的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第四二极管D4的正极相连,所述第三二极管D3的负极以及所述第四二极管D4的负极相连后与所述第十芯片U10的切换引脚SW、输入引脚VIN和使能引脚EN电连接。所述第一USB接触片的能量输入引脚VbusA与所述第十一芯片U11的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十二芯片U12的使能引脚OE电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十一芯片U11的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十二芯片U12的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十一芯片U11和所述第十二芯片U12的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第十芯片U10、所述第十一芯片U11和所述第十二芯片U12可全部或部分集成封装到一起以减少体积。The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4. The negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to each other and electrically connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10. The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12's enable pin OE is electrically connected. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the tenth chip U10, the eleventh chip U11 and the twelfth chip U12 can be integrally or partially packaged together to reduce the volume.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第十芯片U10的使能引脚EN与第十一芯片U11的使能引脚EN为高电平,第十芯片U10和第十一芯片U11导通。此时,第一USB接触片通过第十芯片U10和第十一芯片U11导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusA of the first USB contact piece is made. The enable pin EN and the enable pin EN of the eleventh chip U11 are at a high level, and the tenth chip U10 and the eleventh chip U11 are turned on. At this time, the first USB contact piece is turned on by the tenth chip U10 and the eleventh chip U11.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第十芯片U10的使能引脚EN与第十二芯片U12的使能引脚EN为高电平,第十芯片U10和第十二芯片U12导通。此时,第二USB接触片通过第十芯片U10和第十二芯片U12导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusB of the second USB contact piece is made The enable pin EN and the enable pin EN of the twelfth chip U12 are at a high level, and the tenth chip U10 and the twelfth chip U12 are turned on. At this time, the second USB contact piece is turned on by the tenth chip U10 and the twelfth chip U12.
如图7所示,在一个实施例中,所述能量切换模块包括第五二极管D5和第六二极管D6,所述数据切换模块包括第十三芯片U13。所述第十三芯片U13的型号为NLAS7242,也可以使用BCT4717、SGM4717、AD7512等双通道模拟开关,可根据自身产品定义选择高速模拟开关或普通模拟开关。As shown in FIG. 7, in one embodiment, the energy switching module includes a fifth diode D5 and a sixth diode D6, and the data switching module includes a thirteenth chip U13. The model of the thirteenth chip U13 is NLAS7242, and a dual-channel analog switch such as BCT4717, SGM4717, and AD7512 can also be used, and a high-speed analog switch or a common analog switch can be selected according to its own product definition.
所述第一USB接触片的能量输入引脚VbusA与所述第五二极管D5的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第六二极管D6的正极相连。所述第一USB接触片的数据引脚D+A与所述第十三芯片U13的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第十三芯片U13的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第十三芯片U13的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第十三芯片U13的第二组数据输入引脚HSD2-相连,在所述第十三芯片U13中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换。所述第二USB接触片的能量输入引脚VbusB与所述第十三芯片U13的片选信号引脚S相连,所述第十三芯片U13的使能引脚OE接地。第五二极管D5和第六二极管D6为肖特基二极管。The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6 The positive poles are connected. The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13, The data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13. In the thirteenth chip U13, the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged. The energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded. The fifth diode D5 and the sixth diode D6 are Schottky diodes.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,第五二极管D5导通。第二USB接触片的能量输入引脚VbusB为低电平,与第二USB接触片的能量输入引脚VbusB电连接的第十三芯片U13的片选信号引脚S为低电平,第十三芯片U13的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-导通。此时,第一USB接触片通过第五二极管D5和第十三芯片U13导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth diode D5 is turned on. The energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the tenth The first set of data input pins HSD1+ of the three-chip U13 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the fifth diode D5 and the thirteenth chip U13.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第六二极管D6导通。第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第十三芯片U13的片选信号引脚S为高电平,第十三芯片U13的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-导通。此时,第二USB接触片通过第六二极管D6和第十三芯片U13导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the sixth diode D6 electrically connected to the energy input pin VbusB of the second USB contact piece Turn on. The energy input pin VbusB of the second USB contact piece is at a high level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level, tenth The second set of data input pins HSD2+ of the three chips U13 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the sixth diode D6 and the thirteenth chip U13.
其中,第十三芯片U13的模拟开关的转换逻辑见下表:Among them, the conversion logic of the analog switch of the thirteenth chip U13 is as follows:
OE OE S S HSD1+,
HSD1-
HSD1+,
HSD1-
HSD2+,
HSD2-
HSD2+,
HSD2-
1 1 x x OFF OFF OFF OFF
0 0 0 0 ON ON OFF OFF
0 0 1 1 OFF OFF ON ON
如图8所示,在一个实施例中,所述能量切换模块包括第七二极管D7和第八二极管D8。所述数据切换模块包括第十四芯片U14和第十五芯片U15。所述第十四芯片U14和所述第十五芯片U15的型号为NLAS7213。As shown in FIG. 8, in one embodiment, the energy switching module includes a seventh diode D7 and an eighth diode D8. The data switching module includes a fourteenth chip U14 and a fifteenth chip U15. The model number of the fourteenth chip U14 and the fifteenth chip U15 is NLAS7213.
所述第一USB接触片的能量输入引脚VbusA与所述第七二极管D7的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第八二极管D8的正极相连。所述第一USB接触片的能量输入引脚VbusA与所述第十四芯片U14的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十五芯片U15的使能引脚OE电连接。所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十四芯片U14的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十五芯片U15的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十四芯片U14和所述第十五芯片U15的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。可以理解,所述第十四芯片U14和所述第十五芯片U15可集成封装到一起以减少体积。第七二极管D7和第八二极管D8的负极连接有稳压二极管D3,稳压二极管D3的型号为ZENER3。第七二极管D7和第八二极管D8为肖特基二极管。An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive poles are connected. The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip The enable pin OE of U15 is electrically connected. The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the fourteenth chip U14 and the fifteenth chip U15 can be integrally packaged together to reduce the volume. A Zener diode D3 is connected to the cathode of the seventh diode D7 and the eighth diode D8, and the Zener diode D3 is of the type ZENER3. The seventh diode D7 and the eighth diode D8 are Schottky diodes.
当第一USB接触片与USB母座相连时,第一USB接触片的能量输入引脚VbusA为高电平,与第一USB接触片的能量输入引脚VbusA电连接的第十四芯片U14的使能引脚EN为高电平,第七二极管D7和第十四芯片U14导通。此时,第一USB接触片通过第七二极管D7和第十四芯片U14导通。When the first USB contact piece is connected to the USB female seat, the energy input pin VbusA of the first USB contact piece is at a high level, and the fourteenth chip U14 electrically connected to the energy input pin VbusA of the first USB contact piece The enable pin EN is at a high level, and the seventh diode D7 and the fourteenth chip U14 are turned on. At this time, the first USB contact piece is turned on by the seventh diode D7 and the fourteenth chip U14.
当第二USB接触片与USB母座相连时,第二USB接触片的能量输入引脚VbusB为高电平,与第二USB接触片的能量输入引脚VbusB电连接的第十五芯片U15的使能引脚EN为高电平,第八二极管D8和第十五芯片U15导通。此时,第二USB接触片通过第八二极管D8和第十五芯片U15导通。When the second USB contact piece is connected to the USB female seat, the energy input pin VbusB of the second USB contact piece is at a high level, and the fifteenth chip U15 electrically connected to the energy input pin VbusB of the second USB contact piece The enable pin EN is at a high level, and the eighth diode D8 and the fifteenth chip U15 are turned on. At this time, the second USB contact piece is turned on by the eighth diode D8 and the fifteenth chip U15.
以上所述仅为本发明的较佳实施例而已,并不用以限制本发明,凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明的保护范围之内。The above is only the preferred embodiment of the present invention, and is not intended to limit the present invention. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should be included in the protection of the present invention. Within the scope.

Claims (19)

  1. 一种USB电路,其特征在于,包括: A USB circuit, comprising:
    USB连接片;USB connection piece;
    第一USB接触片,设置在所述USB连接片的一表面上;a first USB contact piece disposed on a surface of the USB connecting piece;
    第二USB接触片,设置在所述USB连接片上与所述第一USB接触片相对的另一表面上;以及a second USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece;
    切换电路,与所述第一USB接触片以及所述第二USB接触片电连接,所述切换电路用于切换所述第一USB接触片与所述第二USB接触片的导通。 The switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
  2. 如权利要求1所述的USB电路,其特征在于,所述切换电路包括能量切换模块,所述能量切换模块用于对所述第一USB接触片和所述第二USB接触片的充电接触片的导通进行切换。 The USB circuit of claim 1 wherein said switching circuit comprises an energy switching module, said energy switching module for charging contact pads of said first USB contact pad and said second USB contact pad The conduction is switched.
  3. 如权利要求2所述的USB电路,其特征在于,所述切换电路还包括数据切换模块,所述数据切换模块用于对所述第一USB接触片和所述第二USB接触片的数据接触片的导通进行切换。 The USB circuit according to claim 2, wherein the switching circuit further comprises a data switching module, wherein the data switching module is configured to contact data of the first USB contact piece and the second USB contact piece The turn-on of the slice is switched.
  4. 如权利要求3所述的USB电路,其特征在于,所述能量切换模块包括第一芯片U1和第二芯片U2,所述数据切换模块包括第三芯片U3;The USB circuit according to claim 3, wherein the energy switching module comprises a first chip U1 and a second chip U2, and the data switching module comprises a third chip U3;
    所述第一芯片U1的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB电连接;The energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, electrically connected to the energy input pin VbusB of the second USB contact piece;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第三芯片U3的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-电连接,所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第三芯片U3的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第三芯片U3的片选信号引脚S电连接,所述第三芯片U3的电源引脚VCC与所述第一芯片U1以及所述第二芯片U2的输出引脚OUT电连接,所述第三芯片U3的使能引脚OE接地,在所述第三芯片U3中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换。 The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively. The data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively, The energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is The first chip U1 and the output pin OUT of the second chip U2 are electrically connected, the enable pin OE of the third chip U3 is grounded, and in the third chip U3, the first group of data input leads a pin HSD1+, the first group data input pin HSD1- and the second group data input pin HSD2+, the second group data input pin HSD2-, and the data pin D+, the data pin D- is equivalent and can be interchanged.
  5. 如权利要求3所述的USB电路,其特征在于,所述能量切换模块包括第四芯片U4和第五芯片U5,所述数据切换模块包括第六芯片U6和第七芯片U7;The USB circuit of claim 3, wherein the energy switching module comprises a fourth chip U4 and a fifth chip U5, the data switching module comprising a sixth chip U6 and a seventh chip U7;
    所述第五芯片U5的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA以及所述第七芯片U7的使能引脚OE电连接;所述第四芯片U4的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB以及所述第六芯片U6的使能引脚OE电连接;The energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7. The energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第七芯片U7的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第六芯片U6的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第六芯片U6和所述第七芯片U7的所述数据D+输入引脚HSD+、所述数据D-输入引脚HSD-与所述数据引脚D+、所述数据引脚D-是等价的,可以互换;The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively; The data pin D+B and the data pin DB of the USB contact chip are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively, wherein the sixth chip U6 And the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable ;
    所述第六芯片U6的电源引脚VCC与所述第七芯片U7的电源引脚VCC与所述第四芯片U4和所述第五芯片U5的输出引脚OUT电连接。 The power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5.
  6. 如权利要求3所述的USB电路,其特征在于,所述能量切换模块包括第八芯片U8,所述数据切换模块包括第九芯片U9;The USB circuit according to claim 3, wherein the energy switching module comprises an eighth chip U8, and the data switching module comprises a ninth chip U9;
    所述第一USB接触片的能量输入引脚VbusA与第一二极管D1的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第二二极管D2的正极相连,所述第一二极管D1的负极以及所述第二二极管D2的负极相连后与所述第九芯片U9的切换引脚SW、输入引脚VIN和使能引脚EN电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1, and the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2. The negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to the switching pin SW of the ninth chip U9, the input pin VIN and the enable pin EN;
    所述第一USB接触片的数据引脚D+A与所述第九芯片U9的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第九芯片U9的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第九芯片U9的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第九芯片U9的第二组数据输入引脚HSD2-相连,在所述第九芯片U9中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换;The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB The data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9. In the ninth chip U9, the first group data input pin HSD1+, the first The group data input pin HSD1 and the second group data input pin HSD2+, the second group data input pin HSD2-, and the data pin D+, the data pin D- are equivalent, Can be interchanged;
    所述第二USB接触片的能量输入引脚VbusB与所述第九芯片U9的片选信号引脚S相连,所述第九芯片U9的使能引脚OE接地。 The energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded.
  7. 如权利要求3所述的USB电路,其特征在于,所述能量切换模块包括第十芯片U10,所述数据切换模块包括第十一芯片U11和第十二芯片U12;The USB circuit according to claim 3, wherein the energy switching module comprises a tenth chip U10, and the data switching module comprises an eleventh chip U11 and a twelfth chip U12;
    所述第一USB接触片的能量输入引脚VbusA与第三二极管D3的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第四二极管D4的正极相连,所述第三二极管D3的负极以及所述第四二极管D4的负极相连后与所述第十芯片U10的切换引脚SW、输入引脚VIN和使能引脚EN电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4. The negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10;
    所述第一USB接触片的能量输入引脚VbusA与所述第十一芯片U11的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十二芯片U12的使能引脚OE电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12 enable pin OE is electrically connected;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十一芯片U11的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十二芯片U12的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十一芯片U11和所述第十二芯片U12的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。 The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  8. 如权利要求3所述的USB电路,其特征在于,所述能量切换模块包括第五二极管D5和第六二极管D6,所述数据切换模块包括第十三芯片U13;The USB circuit of claim 3, wherein the energy switching module comprises a fifth diode D5 and a sixth diode D6, the data switching module comprising a thirteenth chip U13;
    所述第一USB接触片的能量输入引脚VbusA与所述五二极管D5的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第六二极管D6的正极相连;The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the five diode D5, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the sixth diode D6;
    所述第一USB接触片的数据引脚D+A与所述第十三芯片U13的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第十三芯片U13的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第十三芯片U13的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第十三芯片U13的第二组数据输入引脚HSD2-相连,在所述第十三芯片U13中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换;The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13, The data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13. In the thirteenth chip U13, the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged;
    所述第二USB接触片的能量输入引脚VbusB与所述第十三芯片U13的片选信号引脚S相连,所述第十三芯片U13的使能引脚OE接地。 The energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded.
  9. 如权利要求3所述的USB电路,其特征在于,所述能量切换模块包括第七二极管D7和第八二极管D8,所述数据切换模块包括第十四芯片U14和第十五芯片U15;The USB circuit according to claim 3, wherein said energy switching module comprises a seventh diode D7 and an eighth diode D8, and said data switching module comprises a fourteenth chip U14 and a fifteenth chip U15;
    所述第一USB接触片的能量输入引脚VbusA与所述第七二极管D7的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第八二极管D8的正极相连;An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive pole is connected;
    所述第一USB接触片的能量输入引脚VbusA与所述第十四芯片U14的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十五芯片U15的使能引脚OE电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip U15 enable pin OE is electrically connected;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十四芯片U14的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十五芯片U15的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十四芯片U14和所述第十五芯片U15的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。 The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  10. 一种终端,其特征在于,包括:A terminal, comprising:
    USB连接片;USB connection piece;
    第一USB接触片,设置在所述USB连接片的一表面上;a first USB contact piece disposed on a surface of the USB connecting piece;
    第二USB接触片,设置在所述USB连接片上与所述第一USB接触片相对的另一表面上;以及a second USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece;
    切换电路,与所述第一USB接触片以及所述第二USB接触片电连接,所述切换电路用于切换所述第一USB接触片与所述第二USB接触片的导通。 The switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
  11. 如权利要求10所述的USB电路,其特征在于,所述切换电路包括能量切换模块,所述能量切换模块用于对所述第一USB接触片和所述第二USB接触片的充电接触片的导通进行切换。 The USB circuit of claim 10, wherein the switching circuit comprises an energy switching module, and the energy switching module is configured to charge the contact pads of the first USB contact piece and the second USB contact piece The conduction is switched.
  12. 如权利要求11所述的USB电路,其特征在于,所述切换电路还包括数据切换模块,所述数据切换模块用于对所述第一USB接触片和所述第二USB接触片的数据接触片的导通进行切换。 The USB circuit according to claim 11, wherein the switching circuit further comprises a data switching module, wherein the data switching module is configured to contact data of the first USB contact piece and the second USB contact piece The turn-on of the slice is switched.
  13. 如权利要求12所述的USB电路,其特征在于,所述能量切换模块包括第一芯片U1和第二芯片U2,所述数据切换模块包括第三芯片U3;The USB circuit of claim 12, wherein the energy switching module comprises a first chip U1 and a second chip U2, the data switching module comprising a third chip U3;
    所述第一芯片U1的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB电连接;The energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, electrically connected to the energy input pin VbusB of the second USB contact piece;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第三芯片U3的第一组数据输入引脚HSD1+和第一组数据输入引脚HSD1-电连接,所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第三芯片U3的第二组数据输入引脚HSD2+和第二组数据输入引脚HSD2-电连接,所述第二芯片U2的能量输入引脚IN和使能引脚EN电连接后与所述第三芯片U3的片选信号引脚S电连接,所述第三芯片U3的电源引脚VCC与所述第一芯片U1以及所述第二芯片U2的输出引脚OUT电连接,所述第三芯片U3的使能引脚OE接地,在所述第三芯片U3中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换。 The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively. The data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively, The energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is The first chip U1 and the output pin OUT of the second chip U2 are electrically connected, the enable pin OE of the third chip U3 is grounded, and in the third chip U3, the first group of data input leads a pin HSD1+, the first group data input pin HSD1- and the second group data input pin HSD2+, the second group data input pin HSD2-, and the data pin D+, the data pin D- is equivalent and can be interchanged.
  14. 如权利要求12所述的USB电路,其特征在于,所述能量切换模块包括第四芯片U4和第五芯片U5,所述数据切换模块包括第六芯片U6和第七芯片U7;The USB circuit of claim 12, wherein the energy switching module comprises a fourth chip U4 and a fifth chip U5, the data switching module comprising a sixth chip U6 and a seventh chip U7;
    所述第五芯片U5的能量输入引脚IN和使能引脚EN电连接后与所述第一USB接触片的能量输入引脚VbusA以及所述第七芯片U7的使能引脚OE电连接;所述第四芯片U4的能量输入引脚IN和使能引脚EN电连接后与所述第二USB接触片的能量输入引脚VbusB以及所述第六芯片U6的使能引脚OE电连接;The energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7. The energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第七芯片U7的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第六芯片U6的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第六芯片U6和所述第七芯片U7的所述数据D+输入引脚HSD+、所述数据D-输入引脚HSD-与所述数据引脚D+、所述数据引脚D-是等价的,可以互换;The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively; The data pin D+B and the data pin DB of the USB contact chip are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively, wherein the sixth chip U6 And the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable ;
    所述第六芯片U6的电源引脚VCC与所述第七芯片U7的电源引脚VCC与所述第四芯片U4和所述第五芯片U5的输出引脚OUT电连接。 The power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5.
  15. 如权利要求12所述的USB电路,其特征在于,所述能量切换模块包括第八芯片U8,所述数据切换模块包括第九芯片U9;The USB circuit according to claim 12, wherein the energy switching module comprises an eighth chip U8, and the data switching module comprises a ninth chip U9;
    所述第一USB接触片的能量输入引脚VbusA与第一二极管D1的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第二二极管D2的正极相连,所述第一二极管D1的负极以及所述第二二极管D2的负极相连后与所述第九芯片U9的切换引脚SW、输入引脚VIN和使能引脚EN电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1, and the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2. The negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to the switching pin SW of the ninth chip U9, the input pin VIN and the enable pin EN;
    所述第一USB接触片的数据引脚D+A与所述第九芯片U9的第一组数据输入引脚的HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第九芯片U9的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第九芯片U9的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第九芯片U9的第二组数据输入引脚HSD2-相连,在所述第九芯片U9中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换;The data pin D+A of the first USB contact piece is connected to the HSD1+ of the first set of data input pins of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth a first set of data input pins HSD1 of the chip U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second The data pin DB of the USB contact chip is connected to the second group data input pin HSD2- of the ninth chip U9. In the ninth chip U9, the first group data input pin HSD1+, the first A set of data input pins HSD1 and the second set of data input pins HSD2+, the second set of data input pins HSD2-, and the data pins D+, the data pins D- are equivalent , can be exchanged;
    所述第二USB接触片的能量输入引脚VbusB与所述第九芯片U9的片选信号引脚S相连,所述第九芯片U9的使能引脚OE接地。 The energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded.
  16. 如权利要求12所述的USB电路,其特征在于,所述能量切换模块包括第十芯片U10,所述数据切换模块包括第十一芯片U11和第十二芯片U12;The USB circuit according to claim 12, wherein the energy switching module comprises a tenth chip U10, and the data switching module comprises an eleventh chip U11 and a twelfth chip U12;
    所述第一USB接触片的能量输入引脚VbusA与第三二极管D3的正极电连接,所述第二USB接触片的能量输入引脚VbusB与第四二极管D4的正极相连,所述第三二极管D3的负极以及所述第四二极管D4的负极相连后与所述第十芯片U10的切换引脚SW、输入引脚VIN和使能引脚EN电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4. The negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10;
    所述第一USB接触片的能量输入引脚VbusA与所述第十一芯片U11的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十二芯片U12的使能引脚OE电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12 enable pin OE is electrically connected;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十一芯片U11的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十二芯片U12的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十一芯片U11和所述第十二芯片U12的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。 The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  17. 如权利要求12所述的USB电路,其特征在于,所述能量切换模块包括第五二极管D5和第六二极管D6,所述数据切换模块包括第十三芯片U13;The USB circuit of claim 12, wherein the energy switching module comprises a fifth diode D5 and a sixth diode D6, the data switching module comprising a thirteenth chip U13;
    所述第一USB接触片的能量输入引脚VbusA与所述第五二极管D5的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第六二极管D6的正极相连;The energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6 The positive pole is connected;
    所述第一USB接触片的数据引脚D+A与所述第十三芯片U13的第一组数据输入引脚HSD1+相连,所述第一USB接触片的数据引脚D-A与所述第十三芯片U13的第一组数据输入引脚HSD1-相连,所述第二USB接触片的数据引脚D+B与所述第十三芯片U13的第二组数据输入引脚HSD2+相连,所述第二USB接触片的数据引脚D-B与所述第十三芯片U13的第二组数据输入引脚HSD2-相连,在所述第十三芯片U13中,所述第一组数据输入引脚HSD1+、所述第一组数据输入引脚HSD1-和所述第二组数据输入引脚HSD2+、所述第二组数据输入引脚HSD2-以及所述数据引脚D+、所述数据引脚D-是等价的,可以互换;The data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13, The data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13. In the thirteenth chip U13, the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged;
    所述第二USB接触片的能量输入引脚VbusB与所述第十三芯片U13的片选信号引脚S相连,所述第十三芯片U13的使能引脚OE接地。 The energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded.
  18. 如权利要求12所述的USB电路,其特征在于,所述能量切换模块包括第七二极管D7和第八二极管D8,所述数据切换模块包括第十四芯片U14和第十五芯片U15;The USB circuit according to claim 12, wherein said energy switching module comprises a seventh diode D7 and an eighth diode D8, said data switching module comprising a fourteenth chip U14 and a fifteenth chip U15;
    所述第一USB接触片的能量输入引脚VbusA与所述第七二极管D7的正极电连接,所述第二USB接触片的能量输入引脚VbusB与所述第八二极管D8的正极相连;An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive pole is connected;
    所述第一USB接触片的能量输入引脚VbusA与所述第十四芯片U14的使能引脚OE电连接,所述第二USB接触片的能量输入引脚VbusB与所述第十五芯片U15的使能引脚OE电连接;The energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip U15 enable pin OE is electrically connected;
    所述第一USB接触片的数据引脚D+A和数据引脚D-A分别与所述第十四芯片U14的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接;所述第二USB接触片的数据引脚D+B和数据引脚D-B分别与所述第十五芯片U15的数据D+输入引脚HSD+和数据D-输入引脚HSD-电连接,其中,所述第十四芯片U14和所述第十五芯片U15的数据D+输入引脚HSD+、数据D-输入引脚HSD-与数据引脚D+、数据引脚D-是等价的,可以互换。 The data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively; The data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth The data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  19. 如权利要求10所述的终端,其特征在于,所述终端为带USB接口的数据线、录音笔、U盘、数码相机、摄像机、MP3、MP4、行车记录仪、学习机、平板电脑、点读笔、灯或风扇。The terminal according to claim 10, wherein the terminal is a data cable with a USB interface, a voice recorder, a USB flash drive, a digital camera, a video camera, an MP3, an MP4, a driving recorder, a learning machine, a tablet computer, and a point. Read a pen, lamp or fan.
PCT/CN2015/097219 2015-12-12 2015-12-12 Terminal and usb circuit WO2017096630A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/097219 WO2017096630A1 (en) 2015-12-12 2015-12-12 Terminal and usb circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/097219 WO2017096630A1 (en) 2015-12-12 2015-12-12 Terminal and usb circuit

Publications (1)

Publication Number Publication Date
WO2017096630A1 true WO2017096630A1 (en) 2017-06-15

Family

ID=59012550

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/097219 WO2017096630A1 (en) 2015-12-12 2015-12-12 Terminal and usb circuit

Country Status (1)

Country Link
WO (1) WO2017096630A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140062268A (en) * 2012-11-14 2014-05-23 박건주 Duplex terminal type usb connecting device
CN104408007A (en) * 2014-11-20 2015-03-11 广东欧珀移动通信有限公司 USB (universal serial bus) signal switching circuit and USB data wire provided with same
CN204289985U (en) * 2014-12-26 2015-04-22 深圳市酷孚科技有限公司 Without the USB data line of both forward and reverse directions
CN105140689A (en) * 2015-07-11 2015-12-09 重庆市炙热科技发展有限公司 Double-side available USB flash disk structure
CN105404605A (en) * 2015-12-12 2016-03-16 彭峰 Terminal and USB circuit
CN205247382U (en) * 2015-12-12 2016-05-18 彭峰 Terminal and USB circuit

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140062268A (en) * 2012-11-14 2014-05-23 박건주 Duplex terminal type usb connecting device
CN104408007A (en) * 2014-11-20 2015-03-11 广东欧珀移动通信有限公司 USB (universal serial bus) signal switching circuit and USB data wire provided with same
CN204289985U (en) * 2014-12-26 2015-04-22 深圳市酷孚科技有限公司 Without the USB data line of both forward and reverse directions
CN105140689A (en) * 2015-07-11 2015-12-09 重庆市炙热科技发展有限公司 Double-side available USB flash disk structure
CN105404605A (en) * 2015-12-12 2016-03-16 彭峰 Terminal and USB circuit
CN205247382U (en) * 2015-12-12 2016-05-18 彭峰 Terminal and USB circuit

Similar Documents

Publication Publication Date Title
EP3782252B1 (en) Usb type-c/pd controller having integrated vbus to cc short protection
US8627121B2 (en) USB-on-the-go bi-directional protection circuit
US7936209B2 (en) I/O buffer with low voltage semiconductor devices
WO2020133623A1 (en) Display panel driving circuit and display device
WO2014082469A1 (en) High-voltage device of composite structure and starting circuit
WO2014204235A1 (en) Charging device and operating method thereof
US20130015808A1 (en) Device and method for charging a master device using a detachable device
TWI241064B (en) Push-pull buffer amplifier and source driver
WO2018028194A1 (en) Transient overvoltage protection circuit and array substrate comprising same, and display device
WO2018216982A1 (en) Voltage converter circuit, electronic device including the same and voltage conversion method
WO2014189275A1 (en) Apparatus and method of recognizing external device in a communication system
WO2014114033A1 (en) Earphone and method for realizing automatic recognition switching control of earphone
US20100042770A1 (en) Expansion interface module having protection circuit
TWI387180B (en) Power switch circuit of portable electronic device
WO2021147907A1 (en) Charging port protection apparatus and terminal
WO2020093538A1 (en) Protection circuit of memory in display panel and display apparatus
WO2019117424A1 (en) Apparatus and method for performing data transmission with docking device by using usb interface
WO2017096630A1 (en) Terminal and usb circuit
TWI595721B (en) Power supply system
CN106855848A (en) The electric power supply control system and method for OTG
KR20120112998A (en) Computer comprising non-limited current usb connector
TWI818657B (en) Power circuit and electronic device having the same
CN216286563U (en) Power supply circuit and mainboard
WO2016011702A1 (en) Sensor interface chip and sensor signal detection system
WO2020087577A1 (en) Display drive device, display device, and display module

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15910104

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15910104

Country of ref document: EP

Kind code of ref document: A1