CN105404605A - Terminal and USB circuit - Google Patents

Terminal and USB circuit Download PDF

Info

Publication number
CN105404605A
CN105404605A CN201510922724.6A CN201510922724A CN105404605A CN 105404605 A CN105404605 A CN 105404605A CN 201510922724 A CN201510922724 A CN 201510922724A CN 105404605 A CN105404605 A CN 105404605A
Authority
CN
China
Prior art keywords
chip
pin
data
usb
usb contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510922724.6A
Other languages
Chinese (zh)
Inventor
彭峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201510922724.6A priority Critical patent/CN105404605A/en
Publication of CN105404605A publication Critical patent/CN105404605A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4081Live connection to bus, e.g. hot-plugging
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042Universal serial bus [USB]

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

The present invention is applicable to the field of electronic technology, and provides a USB circuit. The USB circuit comprises a USB connecting piece, a first USB contact piece, a second USB contact piece, and a switching circuit. The first USB contact piece is disposed on a surface of the USB connecting piece. The second USB contact piece is disposed on another surface, opposite to the first USB contact piece, of the USB connecting piece. The switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is used to switch to change a conduction state between the first USB contact piece and the second USB contact piece. A terminal is also provided. According to the USB circuit, the conduction state between the first USB contact piece and the second USB contact piece can be switched by setting the switching circuit, so that the USB circuit can work no matter the USB connecting piece is inserted in a non-inverted manner or an inverted manner.

Description

Terminal and USB circuit
Technical field
The invention belongs to electronic technology field, particularly relate to a kind of terminal and USB circuit.
Background technology
USB is the abbreviation of English UniversalSerialBus (USB (universal serial bus)), and its Chinese is referred to as " logical get lines crossed ", is an external bus standard, for connection and the communication of specification computer and external unit.It is the interfacing being applied in PC field.The plug and play of USB interface support equipment and warm connection function.
People are in the process using USB plug, and always need to identify that direction could accurately be inserted, this brings a lot of inconvenience to us in life, and loses time.
Summary of the invention
The invention provides a kind of USB circuit, be intended to solve in the process using USB plug, always need the problem identifying that direction could accurately be inserted.
A kind of USB circuit, comprising:
USB brace;
One USB contact chip, is arranged on one of described USB brace on the surface;
2nd USB contact chip, to be arranged on described USB brace another relative with a described USB contact chip on the surface; And
Commutation circuit, is electrically connected with a described USB contact chip and described 2nd USB contact chip, and described commutation circuit is for switching the conducting of a described USB contact chip and described 2nd USB contact chip.
Also provided is a kind of terminal.
A kind of terminal, comprising:
USB brace;
One USB contact chip, is arranged on one of described USB brace on the surface;
2nd USB contact chip, to be arranged on described USB brace another relative with a described USB contact chip on the surface; And
Commutation circuit, is electrically connected with a described USB contact chip and described 2nd USB contact chip, and described commutation circuit is for switching the conducting of a described USB contact chip and described 2nd USB contact chip.
Above-mentioned USB circuit is by arranging commutation circuit, and can switch the conducting of the conducting of a USB contact chip and the 2nd USB contact chip, thus can realize the positive anti-plug of USB brace, USB circuit can both use.
Accompanying drawing explanation
Fig. 1 is the structural representation of the USB circuit in an embodiment;
Fig. 2 is the modular structure schematic diagram of the commutation circuit in an embodiment;
Fig. 3 is the circuit diagram of the commutation circuit in an embodiment;
Fig. 4 is the circuit diagram of the commutation circuit in another embodiment;
Fig. 5 is the circuit diagram of the commutation circuit in another embodiment;
Fig. 6 is the circuit diagram of the commutation circuit in an embodiment;
Fig. 7 is the circuit diagram of the commutation circuit in an embodiment;
Fig. 8 is the circuit diagram of the commutation circuit in an embodiment;
Fig. 9 is the modular structure schematic diagram of the terminal in an embodiment.
Embodiment
Below describe in detail with reference to accompanying drawing, accompanying drawing is shown by example can put into practice detail of the present invention and embodiment.Word used herein " exemplary " means " as example, example or an illustration ".Any embodiment or the design that are described to " exemplary " herein do not need to be regarded as other embodiments or design preferred or useful.
Notice in this manual, mention and be contained in different characteristic in " embodiment ", " example embodiment ", " embodiment ", " another embodiment ", " some embodiments ", " different embodiment ", " other embodiments ", " selectivity embodiment " etc. (such as, element, structure, module, assembly, step, operation, characteristic etc.), to mean that these features any are contained in one or more embodiment of the present disclosure, but can or can unnecessarily combine in identical embodiment.
Notice in this manual, mention that " some " can mean one or more.Such as, some objects may be the objects of 1 object, 10 objects, 50 objects or any amount.Be also noted that in this manual, mention that " at least one " can mean any combination.Such as, in object A and object B, at least one can be object A, object B or object A and object B.
The USB circuit 100 of the embodiment of the present invention, by arranging commutation circuit 40, can switch the conducting of the conducting of a USB contact chip 20 and the 2nd USB contact chip 30, thus can realize the positive anti-plug of USB brace 10, and USB circuit 100 can both use.
As shown in Figure 1, the USB circuit 100 in an embodiment, comprises USB brace 10, a USB contact chip 20, the 2nd USB contact chip 30, commutation circuit 40 and current foldback circuit 50.
One USB contact chip 20 is arranged on one of USB brace 10 on the surface.2nd USB contact chip 30 to be arranged on USB brace 10 another relative with a USB contact chip 20 on the surface.Commutation circuit 40 is electrically connected with a USB contact chip 20 and the 2nd USB contact chip 30.Commutation circuit 40 is for switching the conducting of a USB contact chip 20 and the 2nd USB contact chip 30.
Above-mentioned USB circuit 100 is by arranging commutation circuit 40, can switch the conducting of the conducting of a USB contact chip 20 and the 2nd USB contact chip 30, thus can realize the positive anti-plug of USB brace 10, USB circuit 100 can both use, easy to use, thus can save time.
As shown in Figure 2, the commutation circuit 40 in an embodiment comprises energy switching module 410 and data switching module 420.Energy switching module 410 switches for the conducting of the charging contact to a USB contact chip 20 and the 2nd USB contact chip 30.The input end of energy switching module 410 is greater than 5V to output terminal and output terminal to the withstand voltage of input end.Data switching module 420 switches for the conducting of the data exposure sheet to a USB contact chip 20 and the 2nd USB contact chip 30.Current foldback circuit 50 is for carrying out overcurrent protection to energy switching module 410 and data switching module 420.
As shown in Figure 3, in a specific embodiment, energy switching module 410 comprises the first chip U1 and the second chip U2, and data switching module 420 comprises the 3rd chip U3.The A2 pin of the first chip U1 and B2 pin are energy input end.The A1 pin of the first chip U1 and B1 pin are Energy transmission end.The C1 end of the first chip U1 is earth terminal.The C2 end of the first chip U1 is Enable Pin.Second chip U2 and the first chip U1 is the chip of same model, and their model is all NCP339.Current foldback circuit 40 is integrated in NCP339.1st pin of the 3rd chip U3 is data D+ output terminal, 2nd pin of the 3rd chip U3 is data D-output terminal, 3rd pin of the 3rd chip U3 is earth terminal, 4th pin of the 3rd chip U3 is for being the first data D-input end, 5th pin of the 3rd chip U3 is the first data D+ input end, 6th pin of the 3rd chip U3 is the second data D-input end, and the 7th pin of the 3rd chip U3 is the second data D+ input end.8th pin of the 3rd chip U3 is Enable Pin, and the 9th pin of the 3rd chip U3 is power end, and the 10th pin of the 3rd chip U3 is chip selection signal end.The model of the 3rd chip U3 is NLAS7242.
Be electrically connected with the energy input pin VbusA of a described USB contact chip after the energy input pin IN of described first chip U1 and enable pin EN electrical connection, be electrically connected with the energy input pin VbusB of described 2nd USB contact chip after the energy input pin IN of described second chip U2 and enable pin EN electrical connection.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with first group of data-out pin HSD1+ and the first group of data-out pin HSD1-of described 3rd chip U3 respectively, the data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with second group of data-out pin HSD2+ and the second group of data-out pin HSD2-of described 3rd chip U3 respectively, be electrically connected with the chip selection signal pin S of described 3rd chip U3 after the energy input pin IN of described second chip U2 and enable pin EN electrical connection, the power pins VCC of described 3rd chip U3 is electrically connected with the output pin OUT of described first chip U1 and described second chip U2, the enable pin OE ground connection of described 3rd chip U3.In described 3rd chip U3, first group of data-out pin HSD1+, first group of data-out pin HSD1-and second group of data-out pin HSD2+, second group of data-out pin HSD2-and data pin D+, data pin D-are of equal value, can exchange.Be appreciated that described first chip U1, described second chip U2 and described 3rd chip U3 can partly or entirely integration packaging to together with to reduce volume.The model of the first chip U1 and the second chip U2 can also be the switch that TPS2511, NCP331, G517 etc. have symmetrical pressure-resistance structure, can select the switch of size of current, also can select the switch with overcurrent protective according to self product demand.The model of the 3rd chip U3 can also be the dual-channel analog switches such as BCT4717, SGM4717, AD7512, can select high-speed analog switch or common simulation switch according to self Product Definition.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the first chip U1 be electrically connected with the energy input pin VbusA of a USB contact chip is high level, the first chip U1 conducting.The energy input pin VbusB of the 2nd USB contact chip is low level, the chip selection signal pin S of the 3rd chip U3 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is low level, first group of data-out pin HSD1+ and the first group of data-out pin HSD1-conducting of the 3rd chip U3.Now, a USB contact chip is by the first chip U1 and the 3rd chip U3 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the second chip U2 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, the second chip U2 conducting.The energy input pin VbusB of the 2nd USB contact chip is high level, the chip selection signal pin S of the 3rd chip U3 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, second group of data-out pin HSD2+ and the second group of data-out pin HSD2-conducting of the 3rd chip U3.Now, the 2nd USB contact chip is by the second chip U2 and the 3rd chip U3 conducting.
Wherein, the conversion logic of the analog switch of the 3rd chip U3 sees the following form:
As shown in Figure 4, in another specific embodiment, energy switching module 410 comprises the 4th chip U4 and the 5th chip U5, and described data switching module 420 comprises the 6th chip U6 and the 7th chip U7.
The A2 pin of the 4th chip U4 and B2 pin are energy input end.The A1 pin of the 4th chip U4 and B1 pin are Energy transmission end.The C1 end of the 4th chip U4 is earth terminal.The C2 end of the 4th chip U4 is Enable Pin.5th chip U5 and the 4th chip U4 is the chip of same model, and their model is all NCP339.Current foldback circuit 50 is integrated in NCP339.1st pin of the 6th chip U6 is Enable Pin.2nd pin and the 6th pin of the 6th chip U6 are respectively data D+ input end and data D-input end.3rd pin and the 5th pin of the 6th chip U6 are respectively data D+ output terminal and data D-output terminal.7th pin of the 6th chip U6 is no signal.7th chip U7 is identical with the 6th chip U6, and their model is all NLAS7213.
Be electrically connected with the energy input pin VbusA of a described USB contact chip and the enable pin OE of described 7th chip U7 after the energy input pin IN of described 5th chip U5 and enable pin EN electrical connection; Be electrically connected with the energy input pin VbusB of described 2nd USB contact chip and the enable pin OE of described 6th chip U6 after the energy input pin IN of described 4th chip U4 and enable pin EN electrical connection.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 7th chip U7 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 6th chip U6 and data D-input pin HSD-respectively.The power pins VCC of described 6th chip U6 is electrically connected with the output pin OUT of described 4th chip U4 and described 5th chip U5 with the power pins VCC of described 7th chip U7.Wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 6th chip U6 and described 7th chip U7 are of equal value, can exchange.Be appreciated that described 4th chip U4, described 5th chip U5, described 6th chip U6 and described 7th chip U7 can partly or entirely integration packaging to together with to reduce volume.The model of described 4th chip U4, described 5th chip U5 can also be the switch that TPS2511, NCP331, G517 etc. have symmetrical pressure-resistance structure, can select the switch of size of current, also can select the switch with overcurrent protective according to self product demand.The model of described 6th chip U6 and described 7th chip U7 can also be the single channel analog switches such as BCT4157, TS5A3167, can select high-speed analog switch or common simulation switch according to self Product Definition.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the 5th chip U5 be electrically connected with the energy input pin VbusA of a USB contact chip and the enable pin EN of the 7th chip U7 is high level, the 5th chip U5 and the 7th chip U7 conducting.Now, a USB contact chip is by the 5th chip U5 and the 7th chip U7 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the 4th chip U4 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip and the enable pin EN of the 6th chip U6 is high level, the 4th chip U4 and the 6th chip U6 conducting.Now, the 2nd USB contact chip is by the 4th chip U4 and the 6th chip U6 conducting.
As shown in Figure 5, in another embodiment, energy switching module 410 comprises the 8th chip U8, and data switching module 420 comprises the 9th chip U9.8th chip U8 model is TPS61235, the pressure drop on different step-up device compensation front end diodes can be selected according to Product Definition, the model of the 9th chip U9 is NLAS7242, also can use the dual-channel analog switches such as BCT4717, SGM4717, AD7512, high-speed analog switch or common simulation switch can be selected according to self Product Definition.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the first diode D1, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the second diode D2, is electrically connected after the negative pole of described first diode D1 and the negative pole of described second diode D2 are connected with switching pin SW, the input pin VIN and enable pin EN of described 9th chip U9.The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 9th chip U9, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 9th chip U9, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 9th chip U9, and the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 9th chip U9.The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 9th chip U9 connect, the enable pin OE ground connection of described 9th chip U9.In described 9th chip U9, first group of data-out pin HSD1+, first group of data-out pin HSD1-and second group of data-out pin HSD2+, second group of data-out pin HSD2-and data pin D+, data pin D-are of equal value, can exchange.Be appreciated that described 8th chip U8, described 9th chip U9 accessible site is encapsulated into together to reduce volume.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the 8th chip U8 be electrically connected with the energy input pin VbusA of a USB contact chip is high level, the 8th chip U8 conducting.The energy input pin VbusB of the 2nd USB contact chip is low level, the chip selection signal pin S of the 9th chip U9 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is low level, first group of data-out pin HSD1+ and the first group of data-out pin HSD1-conducting of the 9th chip U9.Now, a USB contact chip is by the 8th chip U8 and the 9th chip U9 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the 8th chip U8 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, the 8th chip U8 conducting.The energy input pin VbusB of the 2nd USB contact chip is high level, the chip selection signal pin S of the 9th chip U9 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, second group of data-out pin HSD2+ and the second group of data-out pin HSD2-conducting of the 9th chip U9.Now, the 2nd USB contact chip is by the 8th chip U8 and the 9th chip U9 conducting.
Wherein, the conversion logic of the analog switch of the 9th chip U9 sees the following form:
As shown in Figure 6, in one embodiment, described energy switching module comprises the tenth chip U10, and described data switching module comprises the 11 chip U11 and twelve-core sheet U12.The model of described tenth chip U10 is TPS61235, can select the pressure drop on different step-up device compensation front end diodes according to Product Definition.The model of described 11 chip U11 and described twelve-core sheet U12 is NLAS7213.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the 3rd diode D3, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the 4th diode D4, is electrically connected after the negative pole of described 3rd diode D3 and the negative pole of described 4th diode D4 are connected with switching pin SW, the input pin VIN and enable pin EN of described tenth chip U10.The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 11 chip U11, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described twelve-core sheet U12.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 11 chip U11 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described twelve-core sheet U12 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 11 chip U11 and described twelve-core sheet U12 are of equal value, can exchange.Be appreciated that described tenth chip U10, described 11 chip U11 and described twelve-core sheet U12 can all or part of integration packaging to together with to reduce volume.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the tenth chip U10 be electrically connected with the energy input pin VbusA of a USB contact chip and the enable pin EN of the 11 chip U11 is high level, the tenth chip U10 and the 11 chip U11 conducting.Now, a USB contact chip is by the tenth chip U10 and the 11 chip U11 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the tenth chip U10 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip and the enable pin EN of twelve-core sheet U12 is high level, the tenth chip U10 and twelve-core sheet U12 conducting.Now, the 2nd USB contact chip is by the tenth chip U10 and twelve-core sheet U12 conducting.
As shown in Figure 7, in one embodiment, described energy switching module comprises the 5th diode D5 and the 6th diode D6, and described data switching module comprises the 13 chip U13.The model of described 13 chip U13 is NLAS7242, also can use the dual-channel analog switches such as BCT4717, SGM4717, AD7512, can select high-speed analog switch or common simulation switch according to self Product Definition.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 5th diode D5, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 6th diode D6.The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 13 chip U13, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 13 chip U13, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 13 chip U13, the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 13 chip U13, in described 13 chip U13, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange.The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 13 chip U13 connect, the enable pin OE ground connection of described 13 chip U13.In one embodiment, the 5th diode D5 and the 6th diode D6 is schottky diode.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of a USB contact chip is high level, the 5th diode D5 conducting.The energy input pin VbusB of the 2nd USB contact chip is low level, the chip selection signal pin S of the 13 chip U13 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is low level, first group of data-out pin HSD1+ and the first group of data-out pin HSD1-conducting of the 13 chip U13.Now, a USB contact chip is by the 5th diode D5 and the 13 chip U13 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the 6th diode D6 conducting be electrically connected with the energy input pin VbusB of the 2nd USB contact chip.The energy input pin VbusB of the 2nd USB contact chip is high level, the chip selection signal pin S of the 13 chip U13 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, second group of data-out pin HSD2+ and the second group of data-out pin HSD2-conducting of the 13 chip U13.Now, the 2nd USB contact chip is by the 6th diode D6 and the 13 chip U13 conducting.
Wherein, the conversion logic of the analog switch of the 13 chip U13 sees the following form:
As shown in Figure 8, in one embodiment, described energy switching module comprises the 7th diode D7 and the 8th diode D8.Described data switching module comprises the 14 chip U14 and the 15 chip U15.The model of described 14 chip U14 and described 15 chip U15 is NLAS7213.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 7th diode D7, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 8th diode D8.The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 14 chip U14, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described 15 chip U15.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 14 chip U14 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 15 chip U15 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 14 chip U14 and described 15 chip U15 are of equal value, can exchange.Be appreciated that described 14 chip U14 together with being encapsulated into described 15 chip U15 accessible site to reduce volume.The negative pole of the 7th diode D7 and the 8th diode D8 is connected with voltage stabilizing diode D3, and the model of voltage stabilizing diode D3 is ZENER3.7th diode D7 and the 8th diode D8 is schottky diode.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the 14 chip U14 be electrically connected with the energy input pin VbusA of a USB contact chip is high level, the 7th diode D7 and the 14 chip U14 conducting.Now, a USB contact chip is by the 7th diode D7 and the 14 chip U14 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the 15 chip U15 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, the 8th diode D8 and the 15 chip U15 conducting.Now, the 2nd USB contact chip is by the 8th diode D8 and the 15 chip U15 conducting.
As shown in Figure 9, the terminal 1 in an embodiment comprises USB circuit 100 and central processing unit 200.The terminal 1 that the embodiment of the present invention provides including, but not limited to: band USB interface data line, recording pen, USB flash disk, digital camera, video camera, MP3 (MovingPictureExpertsGroupAudioLayerIII, dynamic image expert compression standard audio frequency aspect 3), MP4 (MPEG-4Part14, MPEG-414 part), drive recorder, learning machine, panel computer, talking pen, lamp or fan.
As shown in Figure 1, the USB circuit 100 in an embodiment, comprises USB brace 10, a USB contact chip 20, the 2nd USB contact chip 30, commutation circuit 40 and current foldback circuit 50.
One USB contact chip 20 is arranged on one of USB brace 10 on the surface.2nd USB contact chip 30 to be arranged on USB brace 10 another relative with a USB contact chip 20 on the surface.Commutation circuit 40 is electrically connected with a USB contact chip 20 and the 2nd USB contact chip 30.Commutation circuit 40 is for switching the conducting of a USB contact chip 20 and the 2nd USB contact chip 30.
Above-mentioned USB circuit 100 is by arranging commutation circuit 40, can switch the conducting of the conducting of a USB contact chip 20 and the 2nd USB contact chip 30, thus can realize the positive anti-plug of USB brace 10, USB circuit 100 can both use, easy to use, thus can save time.
As shown in Figure 2, the commutation circuit 40 in an embodiment comprises energy switching module 410 and data switching module 420.Energy switching module 410 switches for the conducting of the charging contact to a USB contact chip 20 and the 2nd USB contact chip 30.The input end of energy switching module 410 is greater than 5V to output terminal and output terminal to the withstand voltage of input end.Data switching module 420 switches for the conducting of the data exposure sheet to a USB contact chip 20 and the 2nd USB contact chip 30.Current foldback circuit 50 is for carrying out overcurrent protection to energy switching module 410 and data switching module 420.
As shown in Figure 3, in a specific embodiment, energy switching module 410 comprises the first chip U1 and the second chip U2, and data switching module 420 comprises the 3rd chip U3.The A2 pin of the first chip U1 and B2 pin are energy input end.The A1 pin of the first chip U1 and B1 pin are Energy transmission end.The C1 end of the first chip U1 is earth terminal.The C2 end of the first chip U1 is Enable Pin.Second chip U2 and the first chip U1 is the chip of same model, and their model is all NCP339.Current foldback circuit 40 is integrated in NCP339.1st pin of the 3rd chip U3 is data D+ output terminal, 2nd pin of the 3rd chip U3 is data D-output terminal, 3rd pin of the 3rd chip U3 is earth terminal, 4th pin of the 3rd chip U3 is for being the first data D-input end, 5th pin of the 3rd chip U3 is the first data D+ input end, 6th pin of the 3rd chip U3 is the second data D-input end, and the 7th pin of the 3rd chip U3 is the second data D+ input end.8th pin of the 3rd chip U3 is Enable Pin, and the 9th pin of the 3rd chip U3 is power end, and the 10th pin of the 3rd chip U3 is chip selection signal end.The model of the 3rd chip U3 is NLAS7242.
Be electrically connected with the energy input pin VbusA of a described USB contact chip after the energy input pin IN of described first chip U1 and enable pin EN electrical connection, be electrically connected with the energy input pin VbusB of described 2nd USB contact chip after the energy input pin IN of described second chip U2 and enable pin EN electrical connection.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with first group of data-out pin HSD1+ and the first group of data-out pin HSD1-of described 3rd chip U3 respectively, the data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with second group of data-out pin HSD2+ and the second group of data-out pin HSD2-of described 3rd chip U3 respectively, be electrically connected with the chip selection signal pin S of described 3rd chip U3 after the energy input pin IN of described second chip U2 and enable pin EN electrical connection, the power pins VCC of described 3rd chip U3 is electrically connected with the output pin OUT of described first chip U1 and described second chip U2, the enable pin OE ground connection of described 3rd chip U3.In described 3rd chip U3, first group of data-out pin HSD1+, first group of data-out pin HSD1-and second group of data-out pin HSD2+, second group of data-out pin HSD2-and data pin D+, data pin D-are of equal value, can exchange.Be appreciated that described first chip U1, described second chip U2 and described 3rd chip U3 can partly or entirely integration packaging to together with to reduce volume.The model of the first chip U1 and the second chip U2 can also be the switch that TPS2511, NCP331, G517 etc. have symmetrical pressure-resistance structure, can select the switch of size of current, also can select the switch with overcurrent protective according to self product demand.The model of the 3rd chip U3 can also be the dual-channel analog switches such as BCT4717, SGM4717, AD7512, can select high-speed analog switch or common simulation switch according to self Product Definition.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the first chip U1 be electrically connected with the energy input pin VbusA of a USB contact chip is high level, the first chip U1 conducting.The energy input pin VbusB of the 2nd USB contact chip is low level, the chip selection signal pin S of the 3rd chip U3 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is low level, first group of data-out pin HSD1+ and the first group of data-out pin HSD1-conducting of the 3rd chip U3.Now, a USB contact chip is by the first chip U1 and the 3rd chip U3 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the second chip U2 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, the second chip U2 conducting.The energy input pin VbusB of the 2nd USB contact chip is high level, the chip selection signal pin S of the 3rd chip U3 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, second group of data-out pin HSD2+ and the second group of data-out pin HSD2-conducting of the 3rd chip U3.Now, the 2nd USB contact chip is by the second chip U2 and the 3rd chip U3 conducting.
Wherein, the conversion logic of the analog switch of the 3rd chip U3 sees the following form:
As shown in Figure 4, in another specific embodiment, energy switching module 410 comprises the 4th chip U4 and the 5th chip U5, and described data switching module 420 comprises the 6th chip U6 and the 7th chip U7.
The A2 pin of the 4th chip U4 and B2 pin are energy input end.The A1 pin of the 4th chip U4 and B1 pin are Energy transmission end.The C1 end of the 4th chip U4 is earth terminal.The C2 end of the 4th chip U4 is Enable Pin.5th chip U5 and the 4th chip U4 is the chip of same model, and their model is all NCP339.Current foldback circuit 50 is integrated in NCP339.1st pin of the 6th chip U6 is Enable Pin.2nd pin and the 6th pin of the 6th chip U6 are respectively data D+ input end and data D-input end.3rd pin and the 5th pin of the 6th chip U6 are respectively data D+ output terminal and data D-output terminal.7th pin of the 6th chip U6 is no signal.7th chip U7 is identical with the 6th chip U6, and their model is all NLAS7213.
Be electrically connected with the energy input pin VbusA of a described USB contact chip and the enable pin OE of described 7th chip U7 after the energy input pin IN of described 5th chip U5 and enable pin EN electrical connection; Be electrically connected with the energy input pin VbusB of described 2nd USB contact chip and the enable pin OE of described 6th chip U6 after the energy input pin IN of described 4th chip U4 and enable pin EN electrical connection.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 7th chip U7 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 6th chip U6 and data D-input pin HSD-respectively.The power pins VCC of described 6th chip U6 is electrically connected with the output pin OUT of described 4th chip U4 and described 5th chip U5 with the power pins VCC of described 7th chip U7.Wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 6th chip U6 and described 7th chip U7 are of equal value, can exchange.Be appreciated that described 4th chip U4, described 5th chip U5, described 6th chip U6 and described 7th chip U7 can partly or entirely integration packaging to together with to reduce volume.The model of described 4th chip U4, described 5th chip U5 can also be the switch that TPS2511, NCP331, G517 etc. have symmetrical pressure-resistance structure, can select the switch of size of current, also can select the switch with overcurrent protective according to self product demand.The model of described 6th chip U6 and described 7th chip U7 can also be the single channel analog switches such as BCT4157, TS5A3167, can select high-speed analog switch or common simulation switch according to self Product Definition.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the 5th chip U5 be electrically connected with the energy input pin VbusA of a USB contact chip and the enable pin EN of the 7th chip U7 is high level, the 5th chip U5 and the 7th chip U7 conducting.Now, a USB contact chip is by the 5th chip U5 and the 7th chip U7 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the 4th chip U4 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip and the enable pin EN of the 6th chip U6 is high level, the 4th chip U4 and the 6th chip U6 conducting.Now, the 2nd USB contact chip is by the 4th chip U4 and the 6th chip U6 conducting.
As shown in Figure 5, in another embodiment, energy switching module 410 comprises the 8th chip U8, and data switching module 420 comprises the 9th chip U9.8th chip U8 model is TPS61235, the pressure drop on different step-up device compensation front end diodes can be selected according to Product Definition, the model of the 9th chip U9 is NLAS7242, also can use the dual-channel analog switches such as BCT4717, SGM4717, AD7512, high-speed analog switch or common simulation switch can be selected according to self Product Definition.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the first diode D1, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the second diode D2, is electrically connected after the negative pole of described first diode D1 and the negative pole of described second diode D2 are connected with switching pin SW, the input pin VIN and enable pin EN of described 9th chip U9.The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 9th chip U9, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 9th chip U9, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 9th chip U9, and the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 9th chip U9.The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 9th chip U9 connect, the enable pin OE ground connection of described 9th chip U9.In described 9th chip U9, first group of data-out pin HSD1+, first group of data-out pin HSD1-and second group of data-out pin HSD2+, second group of data-out pin HSD2-and data pin D+, data pin D-are of equal value, can exchange.Be appreciated that described 8th chip U8, described 9th chip U9 accessible site is encapsulated into together to reduce volume.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the 8th chip U8 be electrically connected with the energy input pin VbusA of a USB contact chip is high level, the 8th chip U8 conducting.The energy input pin VbusB of the 2nd USB contact chip is low level, the chip selection signal pin S of the 9th chip U9 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is low level, first group of data-out pin HSD1+ and the first group of data-out pin HSD1-conducting of the 9th chip U9.Now, a USB contact chip is by the 8th chip U8 and the 9th chip U9 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the 8th chip U8 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, the 8th chip U8 conducting.The energy input pin VbusB of the 2nd USB contact chip is high level, the chip selection signal pin S of the 9th chip U9 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, second group of data-out pin HSD2+ and the second group of data-out pin HSD2-conducting of the 9th chip U9.Now, the 2nd USB contact chip is by the 8th chip U8 and the 9th chip U9 conducting.
Wherein, the conversion logic of the analog switch of the 9th chip U9 sees the following form:
As shown in Figure 6, in one embodiment, described energy switching module comprises the tenth chip U10, and described data switching module comprises the 11 chip U11 and twelve-core sheet U12.The model of described tenth chip U10 is TPS61235, can select the pressure drop on different step-up device compensation front end diodes according to Product Definition.The model of described 11 chip U11 and described twelve-core sheet U12 is NLAS7213.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the 3rd diode D3, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the 4th diode D4, is electrically connected after the negative pole of described 3rd diode D3 and the negative pole of described 4th diode D4 are connected with switching pin SW, the input pin VIN and enable pin EN of described tenth chip U10.The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 11 chip U11, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described twelve-core sheet U12.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 11 chip U11 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described twelve-core sheet U12 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 11 chip U11 and described twelve-core sheet U12 are of equal value, can exchange.Be appreciated that described tenth chip U10, described 11 chip U11 and described twelve-core sheet U12 can all or part of integration packaging to together with to reduce volume.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the tenth chip U10 be electrically connected with the energy input pin VbusA of a USB contact chip and the enable pin EN of the 11 chip U11 is high level, the tenth chip U10 and the 11 chip U11 conducting.Now, a USB contact chip is by the tenth chip U10 and the 11 chip U11 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the tenth chip U10 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip and the enable pin EN of twelve-core sheet U12 is high level, the tenth chip U10 and twelve-core sheet U12 conducting.Now, the 2nd USB contact chip is by the tenth chip U10 and twelve-core sheet U12 conducting.
As shown in Figure 7, in one embodiment, described energy switching module comprises the 5th diode D5 and the 6th diode D6, and described data switching module comprises the 13 chip U13.The model of described 13 chip U13 is NLAS7242, also can use the dual-channel analog switches such as BCT4717, SGM4717, AD7512, can select high-speed analog switch or common simulation switch according to self Product Definition.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 5th diode D5, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 6th diode D6.The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 13 chip U13, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 13 chip U13, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 13 chip U13, the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 13 chip U13, in described 13 chip U13, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange.The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 13 chip U13 connect, the enable pin OE ground connection of described 13 chip U13.5th diode D5 and the 6th diode D6 is schottky diode.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of a USB contact chip is high level, the 5th diode D5 conducting.The energy input pin VbusB of the 2nd USB contact chip is low level, the chip selection signal pin S of the 13 chip U13 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is low level, first group of data-out pin HSD1+ and the first group of data-out pin HSD1-conducting of the 13 chip U13.Now, a USB contact chip is by the 5th diode D5 and the 13 chip U13 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the 6th diode D6 conducting be electrically connected with the energy input pin VbusB of the 2nd USB contact chip.The energy input pin VbusB of the 2nd USB contact chip is high level, the chip selection signal pin S of the 13 chip U13 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, second group of data-out pin HSD2+ and the second group of data-out pin HSD2-conducting of the 13 chip U13.Now, the 2nd USB contact chip is by the 6th diode D6 and the 13 chip U13 conducting.
Wherein, the conversion logic of the analog switch of the 13 chip U13 sees the following form:
As shown in Figure 8, in one embodiment, described energy switching module comprises the 7th diode D7 and the 8th diode D8.Described data switching module comprises the 14 chip U14 and the 15 chip U15.The model of described 14 chip U14 and described 15 chip U15 is NLAS7213.
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 7th diode D7, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 8th diode D8.The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 14 chip U14, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described 15 chip U15.The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 14 chip U14 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 15 chip U15 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 14 chip U14 and described 15 chip U15 are of equal value, can exchange.Be appreciated that described 14 chip U14 together with being encapsulated into described 15 chip U15 accessible site to reduce volume.The negative pole of the 7th diode D7 and the 8th diode D8 is connected with voltage stabilizing diode D3, and the model of voltage stabilizing diode D3 is ZENER3.7th diode D7 and the 8th diode D8 is schottky diode.
When a USB contact chip is connected with USB female seat, the energy input pin VbusA of the one USB contact chip is high level, the enable pin EN of the 14 chip U14 be electrically connected with the energy input pin VbusA of a USB contact chip is high level, the 7th diode D7 and the 14 chip U14 conducting.Now, a USB contact chip is by the 7th diode D7 and the 14 chip U14 conducting.
When the 2nd USB contact chip is connected with USB female seat, the energy input pin VbusB of the 2nd USB contact chip is high level, the enable pin EN of the 15 chip U15 be electrically connected with the energy input pin VbusB of the 2nd USB contact chip is high level, the 8th diode D8 and the 15 chip U15 conducting.Now, the 2nd USB contact chip is by the 8th diode D8 and the 15 chip U15 conducting.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.

Claims (19)

1. a USB circuit, is characterized in that, comprising:
USB brace;
One USB contact chip, is arranged on one of described USB brace on the surface;
2nd USB contact chip, to be arranged on described USB brace another relative with a described USB contact chip on the surface; And
Commutation circuit, is electrically connected with a described USB contact chip and described 2nd USB contact chip, and described commutation circuit is for switching the conducting of a described USB contact chip and described 2nd USB contact chip.
2. USB circuit as claimed in claim 1, it is characterized in that, described commutation circuit comprises energy switching module, and described energy switching module switches for the conducting of the charging contact to a described USB contact chip and described 2nd USB contact chip.
3. USB circuit as claimed in claim 2, it is characterized in that, described commutation circuit also comprises data switching module, and described data switching module switches for the conducting of the data exposure sheet to a described USB contact chip and described 2nd USB contact chip.
4. USB circuit as claimed in claim 3, it is characterized in that, described energy switching module comprises the first chip U1 and the second chip U2, and described data switching module comprises the 3rd chip U3;
Be electrically connected with the energy input pin VbusA of a described USB contact chip after the energy input pin IN of described first chip U1 and enable pin EN electrical connection, be electrically connected with the energy input pin VbusB of described 2nd USB contact chip after the energy input pin IN of described second chip U2 and enable pin EN electrical connection;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with first group of data-out pin HSD1+ and the first group of data-out pin HSD1-of described 3rd chip U3 respectively, the data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with second group of data-out pin HSD2+ and the second group of data-out pin HSD2-of described 3rd chip U3 respectively, be electrically connected with the chip selection signal pin S of described 3rd chip U3 after the energy input pin IN of described second chip U2 and enable pin EN electrical connection, the power pins VCC of described 3rd chip U3 is electrically connected with the output pin OUT of described first chip U1 and described second chip U2, the enable pin OE ground connection of described 3rd chip U3, in described 3rd chip U3, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange.
5. USB circuit as claimed in claim 3, it is characterized in that, described energy switching module comprises the 4th chip U4 and the 5th chip U5, and described data switching module comprises the 6th chip U6 and the 7th chip U7;
Be electrically connected with the energy input pin VbusA of a described USB contact chip and the enable pin OE of described 7th chip U7 after the energy input pin IN of described 5th chip U5 and enable pin EN electrical connection; Be electrically connected with the energy input pin VbusB of described 2nd USB contact chip and the enable pin OE of described 6th chip U6 after the energy input pin IN of described 4th chip U4 and enable pin EN electrical connection;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 7th chip U7 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 6th chip U6 and data D-input pin HSD-respectively, wherein, described data D+ input pin HSD+, described data D-input pin HSD-and described data pin D+, the described data pin D-of described 6th chip U6 and described 7th chip U7 are of equal value, can exchange;
The power pins VCC of described 6th chip U6 is electrically connected with the output pin OUT of described 4th chip U4 and described 5th chip U5 with the power pins VCC of described 7th chip U7.
6. USB circuit as claimed in claim 3, it is characterized in that, described energy switching module comprises the 8th chip U8, and described data switching module comprises the 9th chip U9;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the first diode D1, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the second diode D2, is electrically connected after the negative pole of described first diode D1 and the negative pole of described second diode D2 are connected with switching pin SW, the input pin VIN and enable pin EN of described 9th chip U9;
The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 9th chip U9, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 9th chip U9, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 9th chip U9, the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 9th chip U9, in described 9th chip U9, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange,
The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 9th chip U9 connect, the enable pin OE ground connection of described 9th chip U9.
7. USB circuit as claimed in claim 3, it is characterized in that, described energy switching module comprises the tenth chip U10, and described data switching module comprises the 11 chip U11 and twelve-core sheet U12;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the 3rd diode D3, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the 4th diode D4, is electrically connected after the negative pole of described 3rd diode D3 and the negative pole of described 4th diode D4 are connected with switching pin SW, the input pin VIN and enable pin EN of described tenth chip U10;
The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 11 chip U11, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described twelve-core sheet U12;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 11 chip U11 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described twelve-core sheet U12 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 11 chip U11 and described twelve-core sheet U12 are of equal value, can exchange.
8. USB circuit as claimed in claim 3, it is characterized in that, described energy switching module comprises the 5th diode D5 and the 6th diode D6, and described data switching module comprises the 13 chip U13;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described five diode D5, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 6th diode D6;
The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 13 chip U13, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 13 chip U13, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 13 chip U13, the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 13 chip U13, in described 13 chip U13, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange,
The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 13 chip U13 connect, the enable pin OE ground connection of described 13 chip U13.
9. USB circuit as claimed in claim 3, it is characterized in that, described energy switching module comprises the 7th diode D7 and the 8th diode D8, and described data switching module comprises the 14 chip U14 and the 15 chip U15;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 7th diode D7, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 8th diode D8;
The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 14 chip U14, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described 15 chip U15;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 14 chip U14 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 15 chip U15 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 14 chip U14 and described 15 chip U15 are of equal value, can exchange.
10. a terminal, is characterized in that, comprising:
USB brace;
One USB contact chip, is arranged on one of described USB brace on the surface;
2nd USB contact chip, to be arranged on described USB brace another relative with a described USB contact chip on the surface; And
Commutation circuit, is electrically connected with a described USB contact chip and described 2nd USB contact chip, and described commutation circuit is for switching the conducting of a described USB contact chip and described 2nd USB contact chip.
11. USB circuit as claimed in claim 10, it is characterized in that, described commutation circuit comprises energy switching module, and described energy switching module switches for the conducting of the charging contact to a described USB contact chip and described 2nd USB contact chip.
12. USB circuit as claimed in claim 11, it is characterized in that, described commutation circuit also comprises data switching module, and described data switching module switches for the conducting of the data exposure sheet to a described USB contact chip and described 2nd USB contact chip.
13. USB circuit as claimed in claim 12, is characterized in that, described energy switching module comprises the first chip U1 and the second chip U2, and described data switching module comprises the 3rd chip U3;
Be electrically connected with the energy input pin VbusA of a described USB contact chip after the energy input pin IN of described first chip U1 and enable pin EN electrical connection, be electrically connected with the energy input pin VbusB of described 2nd USB contact chip after the energy input pin IN of described second chip U2 and enable pin EN electrical connection;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with first group of data-out pin HSD1+ and the first group of data-out pin HSD1-of described 3rd chip U3 respectively, the data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with second group of data-out pin HSD2+ and the second group of data-out pin HSD2-of described 3rd chip U3 respectively, be electrically connected with the chip selection signal pin S of described 3rd chip U3 after the energy input pin IN of described second chip U2 and enable pin EN electrical connection, the power pins VCC of described 3rd chip U3 is electrically connected with the output pin OUT of described first chip U1 and described second chip U2, the enable pin OE ground connection of described 3rd chip U3, in described 3rd chip U3, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange.
14. USB circuit as claimed in claim 12, it is characterized in that, described energy switching module comprises the 4th chip U4 and the 5th chip U5, described data switching module comprises the 6th chip U6 and the 7th chip U7;
Be electrically connected with the energy input pin VbusA of a described USB contact chip and the enable pin OE of described 7th chip U7 after the energy input pin IN of described 5th chip U5 and enable pin EN electrical connection; Be electrically connected with the energy input pin VbusB of described 2nd USB contact chip and the enable pin OE of described 6th chip U6 after the energy input pin IN of described 4th chip U4 and enable pin EN electrical connection;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 7th chip U7 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 6th chip U6 and data D-input pin HSD-respectively, wherein, described data D+ input pin HSD+, described data D-input pin HSD-and described data pin D+, the described data pin D-of described 6th chip U6 and described 7th chip U7 are of equal value, can exchange;
The power pins VCC of described 6th chip U6 is electrically connected with the output pin OUT of described 4th chip U4 and described 5th chip U5 with the power pins VCC of described 7th chip U7.
15. USB circuit as claimed in claim 12, it is characterized in that, described energy switching module comprises the 8th chip U8, and described data switching module comprises the 9th chip U9;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the first diode D1, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the second diode D2, is electrically connected after the negative pole of described first diode D1 and the negative pole of described second diode D2 are connected with switching pin SW, the input pin VIN and enable pin EN of described 9th chip U9;
The data pin D+A of a described USB contact chip is connected with the HSD1+ of first group of data-out pin of described 9th chip U9, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 9th chip U9, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 9th chip U9, the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 9th chip U9, in described 9th chip U9, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange,
The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 9th chip U9 connect, the enable pin OE ground connection of described 9th chip U9.
16. USB circuit as claimed in claim 12, it is characterized in that, described energy switching module comprises the tenth chip U10, and described data switching module comprises the 11 chip U11 and twelve-core sheet U12;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of the 3rd diode D3, the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of the 4th diode D4, is electrically connected after the negative pole of described 3rd diode D3 and the negative pole of described 4th diode D4 are connected with switching pin SW, the input pin VIN and enable pin EN of described tenth chip U10;
The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 11 chip U11, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described twelve-core sheet U12;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 11 chip U11 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described twelve-core sheet U12 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 11 chip U11 and described twelve-core sheet U12 are of equal value, can exchange.
17. USB circuit as claimed in claim 12, is characterized in that, described energy switching module comprises the 5th diode D5 and the 6th diode D6, and described data switching module comprises the 13 chip U13;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 5th diode D5, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 6th diode D6;
The data pin D+A of a described USB contact chip is connected with first group of data-out pin HSD1+ of described 13 chip U13, the data pin D-A of a described USB contact chip is connected with first group of data-out pin HSD1-of described 13 chip U13, the data pin D+B of described 2nd USB contact chip is connected with second group of data-out pin HSD2+ of described 13 chip U13, the data pin D-B of described 2nd USB contact chip is connected with second group of data-out pin HSD2-of described 13 chip U13, in described 13 chip U13, described first group of data-out pin HSD1+, described first group of data-out pin HSD1-and described second group of data-out pin HSD2+, described second group of data-out pin HSD2-and described data pin D+, described data pin D-is of equal value, can exchange,
The energy input pin VbusB of described 2nd USB contact chip and the chip selection signal pin S-phase of described 13 chip U13 connect, the enable pin OE ground connection of described 13 chip U13.
18. USB circuit as claimed in claim 12, is characterized in that, described energy switching module comprises the 7th diode D7 and the 8th diode D8, and described data switching module comprises the 14 chip U14 and the 15 chip U15;
The energy input pin VbusA of a described USB contact chip is electrically connected with the positive pole of described 7th diode D7, and the energy input pin VbusB of described 2nd USB contact chip is connected with the positive pole of described 8th diode D8;
The energy input pin VbusA of a described USB contact chip is electrically connected with the enable pin OE of described 14 chip U14, and the energy input pin VbusB of described 2nd USB contact chip is electrically connected with the enable pin OE of described 15 chip U15;
The data pin D+A of a described USB contact chip and data pin D-A is electrically connected with the data D+ input pin HSD+ of described 14 chip U14 and data D-input pin HSD-respectively; The data pin D+B of described 2nd USB contact chip and data pin D-B is electrically connected with the data D+ input pin HSD+ of described 15 chip U15 and data D-input pin HSD-respectively, wherein, data D+ input pin HSD+, data D-input pin HSD-and data pin D+, the data pin D-of described 14 chip U14 and described 15 chip U15 are of equal value, can exchange.
19. terminals as claimed in claim 10, is characterized in that, described terminal is be with the data line of USB interface, recording pen, USB flash disk, digital camera, video camera, MP3, MP4, drive recorder, learning machine, panel computer, talking pen, lamp or fan.
CN201510922724.6A 2015-12-12 2015-12-12 Terminal and USB circuit Pending CN105404605A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510922724.6A CN105404605A (en) 2015-12-12 2015-12-12 Terminal and USB circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510922724.6A CN105404605A (en) 2015-12-12 2015-12-12 Terminal and USB circuit

Publications (1)

Publication Number Publication Date
CN105404605A true CN105404605A (en) 2016-03-16

Family

ID=55470100

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510922724.6A Pending CN105404605A (en) 2015-12-12 2015-12-12 Terminal and USB circuit

Country Status (1)

Country Link
CN (1) CN105404605A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017096630A1 (en) * 2015-12-12 2017-06-15 彭峰 Terminal and usb circuit
CN114694326A (en) * 2020-12-29 2022-07-01 腾讯科技(深圳)有限公司 Extended display equipment of face payment equipment and face payment system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202930628U (en) * 2012-12-10 2013-05-08 亚帝森能源科技(深圳)有限公司 Interface port for forward/reverse insertion of USB
CN104408007A (en) * 2014-11-20 2015-03-11 广东欧珀移动通信有限公司 USB (universal serial bus) signal switching circuit and USB data wire provided with same
CN204858204U (en) * 2015-07-29 2015-12-09 宁波康达电子有限公司 USB data line

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202930628U (en) * 2012-12-10 2013-05-08 亚帝森能源科技(深圳)有限公司 Interface port for forward/reverse insertion of USB
CN104408007A (en) * 2014-11-20 2015-03-11 广东欧珀移动通信有限公司 USB (universal serial bus) signal switching circuit and USB data wire provided with same
CN105098563A (en) * 2014-11-20 2015-11-25 深圳市万普拉斯科技有限公司 Method and system for realizing positive and negative plugging of universal series bus (USB) interface and USB data line
CN204858204U (en) * 2015-07-29 2015-12-09 宁波康达电子有限公司 USB data line

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017096630A1 (en) * 2015-12-12 2017-06-15 彭峰 Terminal and usb circuit
CN114694326A (en) * 2020-12-29 2022-07-01 腾讯科技(深圳)有限公司 Extended display equipment of face payment equipment and face payment system
CN114694326B (en) * 2020-12-29 2023-08-08 腾讯科技(深圳)有限公司 Expansion display device of face payment device and face payment system

Similar Documents

Publication Publication Date Title
CN101593016B (en) Power supply control circuit
CN203312846U (en) A multifunctional mobile power supply
WO2017032340A1 (en) Power supply apparatus with data transmission function
CN103561369A (en) Usb interface circuit and electronic equipment
CN102339114A (en) Charging circuit and mainboard with same
US20140049209A1 (en) Charging converter
CN204155270U (en) There is the computer architecture of general-purpose interface
CN105404605A (en) Terminal and USB circuit
CN103365817A (en) Universal serial bus (USB) circuit and terminal
CN204538426U (en) Mobile phone usb flash disk
CN204391454U (en) A kind of Campatible data-interface
CN211016464U (en) Board card display equipment with blind plugging and USB interface switching functions
CN207516993U (en) A kind of Interface Expanding circuit and device
CN202257555U (en) USB (Universal Serial Bus) terminal
CN102544919B (en) Cable
CN205247382U (en) Terminal and USB circuit
CN205049834U (en) Hot plug LCD screen circuit
US9722444B2 (en) Electronic device and charging interface
CN201075214Y (en) USB general-purpose data line
US20150185817A1 (en) Charging circuit for usb interface
CN202816390U (en) Micro USB (universal serial bus) plug type storage disc
CN201252310Y (en) Alternating current power supply distributor with a plurality of direct current power supply outputs and USB interfaces
CN204697180U (en) Chip main board and television set
CN217113271U (en) Data interface conversion circuit and converter
CN204407655U (en) Interface equipment and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160316

RJ01 Rejection of invention patent application after publication