CN216286563U - Power supply circuit and mainboard - Google Patents
Power supply circuit and mainboard Download PDFInfo
- Publication number
- CN216286563U CN216286563U CN202122445291.3U CN202122445291U CN216286563U CN 216286563 U CN216286563 U CN 216286563U CN 202122445291 U CN202122445291 U CN 202122445291U CN 216286563 U CN216286563 U CN 216286563U
- Authority
- CN
- China
- Prior art keywords
- power supply
- module
- power
- interface
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 6
- 238000004891 communication Methods 0.000 description 1
- 230000000875 corresponding Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006011 modification reaction Methods 0.000 description 1
- 230000002093 peripheral Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Abstract
The application discloses supply circuit and mainboard, this supply circuit includes: the interface, the switch module, pull-up module and power module, the interface is used for being connected with external equipment, switch module's first end and the first end of pull-up module all are connected with the ground pin of interface, switch module's second end and the second end of pull-up module all are connected with first power, switch module's third end ground connection, switch module is used for the disconnection when interface connection external equipment, and switch on when interface disconnection external equipment, power module's first end is connected with the second power, power module's second end and switch module's fourth end are connected, power module's third end is connected with the power supply pin of interface, power module is used for inputting power supply voltage for the power supply pin of interface according to the second power when switch module breaks off. By the mode, the power consumption of the computer can be reduced.
Description
Technical Field
The present application relates to the field of electronic circuit technology, and more particularly, to a power supply circuit and a motherboard.
Background
At present, with the development and development of various microprocessors, Universal Serial Bus (USB) is used as a bus standard for communication of peripheral devices of a computer, and the rapid development from standard appearance to general application is realized due to the characteristics of high speed, stability, easy use, low price and the like.
Currently, computers are often provided with a USB interface. However, in the prior art, when the USB interface is not connected to the USB device, the USB interface also keeps the power supply supplying power to the USB device, which results in an increase in power consumption of the computer.
SUMMERY OF THE UTILITY MODEL
The embodiment of the application aims to provide a power supply circuit and a main board, and the power consumption of a computer can be reduced.
To achieve the above object, in a first aspect, the present application provides a power supply circuit, including:
an interface for connecting with an external device;
the first end of the switch module and the first end of the pull-up module are both connected with a grounding pin of the interface, the second end of the switch module and the second end of the pull-up module are both connected with a first power supply, the third end of the switch module is grounded, and the switch module is used for being disconnected when the interface is connected with the external equipment and being connected when the interface is not connected with the external equipment;
the power module, power module's first end and second power are connected, power module's second end with switch module's fourth end is connected, power module's third end with the power supply pin of interface is connected, power module is used for when switch module disconnection according to the second power is for the power supply pin input power supply voltage of interface.
In an optional mode, the pull-up module comprises a first resistor and a second resistor;
the first resistor is connected with the second resistor in series, the non-series connection end of the first resistor is connected with the first power supply, the non-series connection end of the second resistor is grounded, and the connection point between the first resistor and the second resistor is connected with the grounding pin of the interface.
In an optional mode, the switch module comprises a third resistor and a switch tube;
the first end of the third resistor is connected with the first power supply, the second end of the third resistor is connected with the third end of the switch tube, the first end of the switch tube is connected with the first end of the pull-up module and the grounding pin of the interface, and the second end of the switch tube is grounded.
In an optional mode, the switching tube is an NMOS tube, a gate of the NMOS tube is a first end of the switching tube, a source of the NMOS tube is a second end of the switching tube, and a drain of the NMOS tube is a third end of the NMOS tube.
In an optional mode, the power module includes a power switch chip and a first capacitor, and the power switch chip includes a voltage input pin, an enable pin, a voltage output pin, and a ground pin;
the voltage input pin is connected with the second power supply and the first end of the first capacitor, the second end of the first capacitor is grounded, the enable pin is connected with the fourth end of the switch module, the voltage output pin is connected with the power supply pin of the interface, and the ground pin is grounded.
In a second aspect, the present application provides a motherboard, including a power conversion module and the power supply circuit as described above;
the power supply conversion module is respectively connected with the power supply circuit and the input power supply, and is used for providing a first power supply and a second power supply for the power supply circuit according to the input power supply.
The beneficial effects of the embodiment of the application are that: the application provides a power supply circuit, including interface, switch module, pull-up module and power module. The interface is used for being connected with external equipment, the first end of the switch module and the first end of the pull-up module are connected with a grounding pin of the interface, the second end of the switch module and the second end of the pull-up module are connected with a first power supply, the third end of the switch module is grounded, the first end of the power module is connected with a second power supply, the second end of the power module is connected with the fourth end of the switch module, and the third end of the power module is connected with a power supply pin of the interface. When the interface is connected with the external equipment, the switch module is disconnected, and the power supply module inputs power supply voltage for the power supply pin of the interface according to the second power supply. Therefore, the power consumption can be reduced when the interface is not connected with the external equipment, and the power consumption of the computer can be reduced when the interface is applied to the computer.
Drawings
One or more embodiments are illustrated by way of example in the accompanying drawings, which correspond to the figures in which like reference numerals refer to similar elements and which are not to scale unless otherwise specified.
Fig. 1 is a schematic structural diagram of a power supply circuit provided in an embodiment of the present application;
fig. 2 is a schematic structural diagram of an interface provided in an embodiment of the present application;
fig. 3 is a schematic circuit structure diagram of a pull-up module and a switch module according to an embodiment of the present disclosure;
fig. 4 is a schematic circuit structure diagram of a power module according to an embodiment of the present disclosure.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a power supply circuit according to an embodiment of the present disclosure. As shown in fig. 1, the power supply circuit 100 includes an interface 10, a switch module 20, a pull-up module 30 and a power supply module 40. The interface 10 is used for connecting with an external device 200. The first end of the switch module 20 and the first end of the pull-up module 30 are both connected to the ground pin of the interface 10, the second end of the switch module 20 and the second end of the pull-up module 30 are both connected to the first power source V1, and the third end of the switch module 20 is grounded to GND. The first end of the power module 40 is connected to the second power source V2, the second end of the power module 40 is connected to the fourth end of the switch module 20, and the third end of the power module 40 is connected to the power supply pin of the interface 10.
It is understood that, in this embodiment, the first power source V1 and the second power source V2 may be power sources on the power supply circuit 100, or power sources provided by separate power source devices, which is not limited in this embodiment of the present invention. Meanwhile, the first power source V1 and the second power source V2 may be the same or different.
The switch module 20 is configured to be turned off when the interface 10 is connected to the external device 200, and turned on when the interface 10 is not connected to the external device 200. The power supply module 40 is configured to input a power supply voltage to the power supply pin of the interface 10 according to the second power supply V2 when the switch module 20 is turned off.
Specifically, when the interface 10 accesses the external device 200, the switch module 20 is opened. At this time, the signal output by the fourth terminal of the switch module 20 can enable the power supply module 40 to be in a normal operating state, and the power supply module 40 can output a power supply voltage according to the second power supply V2, where the power supply voltage is input to the power supply pin of the interface 10 to supply power to the interface 10.
Conversely, when the interface 10 does not access the external device 200, that is, the connection between the interface 10 and the external device 200 is disconnected, the switch module 20 is turned on. At this time, the power supply module 40 can stop operating by the signal output from the fourth terminal of the switch module 20, and the voltage output from the power supply module 40 is 0, so that the power supply pin of the interface 10 loses power.
In this embodiment, when the interface 10 is not connected to the external device 200, the power supply pin of the interface does not obtain the power supply voltage, and only when the interface 10 is connected to the external device 200, the power supply pin of the interface 10 can obtain power. Accordingly, it is possible to maintain a normal operation when the interface 10 accesses the external device, and also to reduce power consumption when the interface 10 does not access the external device 200. Furthermore, when the interface 10 is applied to a computer, it is advantageous to reduce power consumption of the computer.
In an embodiment, as shown in fig. 2, fig. 2 is an exemplary structural schematic diagram of the interface 10 provided in the embodiment of the present application. In this embodiment, the interface 10 is an interface of USB 3.0.
In the interface 10, the 1 st pin (i.e., VBUS pin) is a power supply pin, and the pin is an input pin of a power supply voltage of the interface 10. The 7 th pin (i.e., GND _ DRAIN) is a ground pin.
In one embodiment, as shown in fig. 3, the switch module 20 includes a third resistor R3 and a switch Q1. The switching transistor Q1 is, for example, an NMOS transistor.
Specifically, a first end of the third resistor R3 is connected to the first power source V1, a second end of the third resistor R3 is connected to a third end of the switch Q1, a first end of the switch Q is connected to the first end of the pull-up module 30 and the port S1, and a second end of the switch Q1 is grounded to GND. The port S1 is used for connecting to the ground pin of the interface 10, and the port S2 is used for connecting to the second end of the power supply module.
The first end of the switching tube Q1 is the first end of the switching module 20, the first end of the third resistor R3 is the second end of the switching module 20, the second end of the switching tube Q1 is the third end of the switching module 20, and a connection point between the third resistor R3 and the third end of the switching tube Q1 is the fourth end of the switching module 20 (i.e., the port S2).
In this embodiment, when the switch Q1 is turned on, the port S2 is grounded GND through the third terminal and the second terminal of the switch Q1, the port S2 is forced to be pulled low, and a low signal is output from the port S2. When the switching tube Q1 is turned off, the port S2 is connected to the first power supply V1 through the third resistor R3, and a high level signal is output from the port S2.
In fig. 3, the switching tube Q1 is an NMOS tube as an example, but in other embodiments, the switching tube Q1 may be any power electronic component, such as an insulated gate bipolar transistor IGBT, a thyristor SCR, a gate turn-off thyristor GTO, a power transistor GTR, or any common switch, such as a contactor, a relay, a delay switch, a photoelectric switch, a tact switch, or a proximity switch, or any combination of the above types.
If the switch transistor Q1 is an NMOS transistor, the gate of the NMOS transistor is the first end of the switch transistor Q1, the source of the NMOS transistor is the second end of the switch transistor Q1, and the drain of the NMOS transistor is the third end of the switch transistor Q1.
In one embodiment, referring to fig. 3, the pull-up module 30 includes a first resistor R1 and a second resistor R2. The first resistor R1 is connected in series with the second resistor R2, the non-series connection end of the first resistor R1 is connected to the first power source V1, the non-series connection end of the second resistor R2 is connected to the ground GND, and the connection point between the first resistor R1 and the second resistor R2 is connected to the port S1.
The connection point between the first resistor R1 and the second resistor R2 is the first end of the pull-up module 30, and the non-serial connection end of the first resistor R1 is the second end of the pull-up module.
Specifically, the first resistor R1 and the second resistor R2 are used for dividing the voltage of the first power source V1 to input a high-level signal at the first end of the switch Q1. When the interface 10 is not connected to the external device 200, the voltage at the port S1 is the divided voltage of the first power source V1 across the second resistor R2, and the divided voltage can turn on the switch Q1.
In one embodiment, as shown in fig. 4, the power circuit 40 includes a power switch chip U1 and a first capacitor C1, and the power switch chip U1 includes a voltage input pin VIN (i.e., pin 5), an enable pin EN (i.e., pin 4), a voltage output pin VOUT (i.e., pin 1), and a ground pin GND (i.e., pin 2). The voltage input pin VIN is connected to the second power source V2 and the first end of the first capacitor C1, the second end of the first capacitor C1 is grounded GND, the enable pin EN is connected to the fourth end of the switch module 20 (i.e., connected to the port S2 shown in fig. 3), the voltage output pin VOUT is connected to the power supply pin of the interface 10, and the ground pin GND is grounded. In this embodiment, the first capacitor C1 functions as a filter to filter out high frequency pulses that may occur in the second power supply V2, so as to prevent the power switch chip U1 from being damaged due to the excessively high input voltage, and to protect the power switch chip U1.
The 5 th pin of the power switch chip U1 is the first end of the power module 40, the 4 th pin of the power switch chip U1 is the second end of the power module 40, and the 1 st pin of the power switch chip U1 is the third end of the power module 40. In one embodiment, the power switch chip U1 may be a type UP7549TMA5-25 chip.
It is understood that, since the power switch chips are of different types, in other embodiments, when other types of power switch chips are used, the specific pin definitions may be different, but the functions and signal definitions are the same. Other types of pyroelectric sensors may be used, and they may be arranged in a similar manner to the above-described embodiments, which are within the scope easily understood by those skilled in the art and will not be described herein.
Specifically, when the 4 th pin of the power switch chip U1 inputs a high level signal, the 1 st pin of the power switch chip U1 can output the third power supply V3 on the premise that the 5 th pin of the power switch chip U1 is connected to the second power supply V2. The third power supply V3 is used to provide a supply voltage for the supply pin of the interface 10. When the 4 th pin of the power switch chip U1 inputs a low level signal, the output voltage of the 1 st pin of the power switch chip U1 is 0 even though the 5 th pin of the power switch chip U1 is connected to the second power source V2.
For better understanding of the present application, the operation principle of the power supply circuit 100 will be described below with reference to fig. 2, 3 and 4.
When the interface 10 does not access the external device 200, the 7 th pin of the interface 10 is floating. The voltage at the port S1 is the divided voltage of the first power source V1 across the second resistor R2, a high level signal is input to one end of the switch Q1, and the switch Q1 is turned on. Then, the port S2 is grounded to GND through the third terminal and the second terminal of the switch Q1, and the port S2 is forced to be pulled low. The signal input by the 4 th pin of the power switch chip U1 is a low level signal, and the voltage output by the 1 st pin of the power switch chip U1 is 0. Accordingly, the voltage input to the 1 st pin of the interface 10 is 0.
When the interface 10 is connected to the external device 200, the 7 th pin of the interface 10 is grounded to GND. Then port S1 is grounded and the voltage at port S1 is forced low. The first end of the switch tube Q1 inputs a low level signal, and the switch tube Q1 is turned off. Then, the port S2 is pulled high by the first power supply V1, i.e., the port S2 outputs a high level signal. The signal input by the 4 th pin of the power switch chip U1 is a high level signal, and the 1 st pin of the power switch chip U1 outputs the third power V3. Therefore, the voltage input by the 1 st pin of the interface 10 is the voltage of the third power supply V3, i.e. the interface 10 obtains the supply voltage.
As described above, when the interface 10 is not connected to the external device 200, the voltage input to the power supply pin of the interface 10 is 0, and when the interface 10 is connected to the external device 200, the power supply pin of the interface 10 can obtain the power supply voltage. Accordingly, it is possible to reduce power loss when the interface 10 does not access the external device 200 while maintaining normal operation when the interface 10 accesses the external device. Further, when the interface 10 is applied to a computer, it is advantageous to reduce power consumption of the computer.
The embodiment of the present application further provides a motherboard, which includes a power conversion module and the power supply circuit 100 in any of the above embodiments. The power conversion module is connected to the power supply circuit 100 and the input power.
Specifically, the power conversion module is used for providing a first power source V1 and a second power source V2 for the power supply circuit 100 according to the input power source. For example, in one embodiment, the power conversion module can step up or step down the input power to obtain the first power V1 and the second power V2.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solutions of the present application, and not to limit the same; within the context of the present application, where technical features in the above embodiments or in different embodiments can also be combined, the steps can be implemented in any order and there are many other variations of the different aspects of the present application as described above, which are not provided in detail for the sake of brevity; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present application.
Claims (6)
1. A power supply circuit, comprising:
an interface for connecting with an external device;
the first end of the switch module and the first end of the pull-up module are both connected with a grounding pin of the interface, the second end of the switch module and the second end of the pull-up module are both connected with a first power supply, the third end of the switch module is grounded, and the switch module is used for being disconnected when the interface is connected with the external equipment and being connected when the interface is not connected with the external equipment;
the power module, power module's first end and second power are connected, power module's second end with switch module's fourth end is connected, power module's third end with the power supply pin of interface is connected, power module is used for when switch module disconnection according to the second power is for the power supply pin input power supply voltage of interface.
2. The power supply circuit of claim 1,
the pull-up module comprises a first resistor and a second resistor;
the first resistor is connected with the second resistor in series, the non-series connection end of the first resistor is connected with the first power supply, the non-series connection end of the second resistor is grounded, and the connection point between the first resistor and the second resistor is connected with the grounding pin of the interface.
3. The power supply circuit of claim 1,
the switch module comprises a third resistor and a switch tube;
the first end of the third resistor is connected with the first power supply, the second end of the third resistor is connected with the third end of the switch tube, the first end of the switch tube is connected with the first end of the pull-up module and the grounding pin of the interface, and the second end of the switch tube is grounded.
4. The power supply circuit of claim 3,
the switch tube is an NMOS tube, the grid electrode of the NMOS tube is the first end of the switch tube, the source electrode of the NMOS tube is the second end of the switch tube, and the drain electrode of the NMOS tube is the third end of the NMOS tube.
5. The power supply circuit of claim 1,
the power supply module comprises a power supply switch chip and a first capacitor, wherein the power supply switch chip comprises a voltage input pin, an enabling pin, a voltage output pin and a grounding pin;
the voltage input pin is connected with the second power supply and the first end of the first capacitor, the second end of the first capacitor is grounded, the enable pin is connected with the fourth end of the switch module, the voltage output pin is connected with the power supply pin of the interface, and the ground pin is grounded.
6. A motherboard comprising a power conversion module and a power supply circuit according to any one of claims 1 to 5;
the power supply conversion module is respectively connected with the power supply circuit and the input power supply, and is used for providing a first power supply and a second power supply for the power supply circuit according to the input power supply.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202122445291.3U CN216286563U (en) | 2021-10-11 | 2021-10-11 | Power supply circuit and mainboard |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202122445291.3U CN216286563U (en) | 2021-10-11 | 2021-10-11 | Power supply circuit and mainboard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN216286563U true CN216286563U (en) | 2022-04-12 |
Family
ID=81068182
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202122445291.3U Active CN216286563U (en) | 2021-10-11 | 2021-10-11 | Power supply circuit and mainboard |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN216286563U (en) |
-
2021
- 2021-10-11 CN CN202122445291.3U patent/CN216286563U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101593016B (en) | Power supply control circuit | |
| CN100412754C (en) | Power supply voltage generation circuit | |
| CN103576816B (en) | Switching on and shutting down control circuit | |
| CN101853064A (en) | Energy-saving control system | |
| US20020084802A1 (en) | Voltage level shifter having zero DC current and state retention in drowsy mode | |
| CN105530339A (en) | Mobile terminal and forced shutdown circuit thereof | |
| CN100389373C (en) | Circuit for generating source voltage | |
| CN205910520U (en) | Power control chip and be provided with electronic equipment of this chip | |
| CN216286563U (en) | Power supply circuit and mainboard | |
| CN210038710U (en) | Power supply switching circuit and server | |
| CN207475510U (en) | A kind of pulse generating device | |
| CN109756000B (en) | Switching charging circuit, charger, load terminal, system and charging method | |
| CN213751063U (en) | Control device of serial communication bus and electronic equipment | |
| CN209879449U (en) | Reset unit for power distribution management device | |
| CN202721658U (en) | Switching power supply chip integrated with power-on reset function | |
| CN102314209B (en) | Control circuit of mainboard power supply | |
| CN202160100U (en) | Power supply module and power supply system | |
| CN217113271U (en) | Data interface conversion circuit and converter | |
| CN213518246U (en) | Structure for controlling power-on time sequence of PCIE board card | |
| CN204362018U (en) | A kind of USB device power supply circuits and electronic installation | |
| CN211454293U (en) | UART communication circuit | |
| CN201590075U (en) | System with multiple serial port circuits, computer board card and computer | |
| CN213484842U (en) | Anti-interference circuit structure of sensitive signal | |
| CN214175084U (en) | Device for switching USB and SPI | |
| CN209514547U (en) | A kind of suspend mode holding circuit, chip and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |