WO2017096630A1 - Terminal et circuit usb - Google Patents

Terminal et circuit usb Download PDF

Info

Publication number
WO2017096630A1
WO2017096630A1 PCT/CN2015/097219 CN2015097219W WO2017096630A1 WO 2017096630 A1 WO2017096630 A1 WO 2017096630A1 CN 2015097219 W CN2015097219 W CN 2015097219W WO 2017096630 A1 WO2017096630 A1 WO 2017096630A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
chip
data
contact piece
usb
Prior art date
Application number
PCT/CN2015/097219
Other languages
English (en)
Chinese (zh)
Inventor
彭峰
Original Assignee
彭峰
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 彭峰 filed Critical 彭峰
Priority to PCT/CN2015/097219 priority Critical patent/WO2017096630A1/fr
Publication of WO2017096630A1 publication Critical patent/WO2017096630A1/fr

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure

Definitions

  • the invention belongs to the field of electronic technology, and in particular relates to a terminal and a USB circuit.
  • USB English Universal Serial Abbreviation for Bus (Universal Serial Bus), which is abbreviated as "Through String” in Chinese, is an external bus standard for regulating the connection and communication between computers and external devices. It is an interface technology applied in the PC field.
  • the USB interface supports plug-and-play and hot-swap capabilities of the device.
  • the present invention provides a USB circuit designed to solve the problem that in the process of using a USB plug, it is always necessary to recognize the direction to be accurately inserted.
  • a USB circuit comprising:
  • USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece
  • the switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
  • a terminal is also provided.
  • a terminal comprising:
  • USB contact piece disposed on the other surface of the USB connection piece opposite to the first USB contact piece
  • the switching circuit is electrically connected to the first USB contact piece and the second USB contact piece, and the switching circuit is configured to switch the conduction between the first USB contact piece and the second USB contact piece.
  • the USB circuit can switch between the conduction of the first USB contact piece and the conduction of the second USB contact piece, thereby enabling the USB connection piece to be inserted and reinsed, and the USB circuit can be used.
  • FIG. 1 is a schematic structural diagram of a USB circuit in an embodiment
  • FIG. 2 is a block diagram showing the structure of a switching circuit in an embodiment
  • Figure 3 is a circuit diagram of a switching circuit in an embodiment
  • FIG. 4 is a circuit diagram of a switching circuit in another embodiment
  • Figure 5 is a circuit diagram of a switching circuit in still another embodiment
  • Figure 6 is a circuit diagram of a switching circuit in one embodiment
  • Figure 7 is a circuit diagram of a switching circuit in one embodiment
  • Figure 8 is a circuit diagram of a switching circuit in one embodiment
  • FIG. 9 is a block diagram showing the structure of a terminal in an embodiment.
  • FIG. 1 The word "exemplary” is used herein to mean “serving as an example, instance or illustration.” Any embodiment or design described herein as “exemplary” is not required to be construed as preferred or advantageous over other embodiments or designs.
  • reference to “a number” may mean one or more.
  • several objects may be 1 object, 10 objects, 50 objects, or any number of objects.
  • the reference to “at least one of” may mean any combination.
  • at least one of object A and object B may be object A, object B, or both object A and object B.
  • the USB circuit 100 of the embodiment of the present invention can switch the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30 by setting the switching circuit 40, thereby enabling the USB connection piece 10 to be inserted and reversed, USB Circuit 100 can be used.
  • the USB circuit 100 in an embodiment includes a USB connection piece 10, a first USB contact piece 20, a second USB contact piece 30, a switching circuit 40, and an overcurrent protection circuit 50.
  • the first USB contact piece 20 is disposed on a surface of the USB connecting piece 10.
  • the second USB contact piece 30 is disposed on the other surface of the USB connection piece 10 opposite to the first USB contact piece 20.
  • the switching circuit 40 is electrically connected to the first USB contact piece 20 and the second USB contact piece 30.
  • the switching circuit 40 is configured to switch the conduction of the first USB contact piece 20 and the second USB contact piece 30.
  • the USB circuit 100 can switch between the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30, thereby enabling the USB connection piece 10 to be inserted in the forward and reverse directions, and the USB circuit 100 can Easy to use and save time.
  • the switching circuit 40 in an embodiment includes an energy switching module 410 and a data switching module 420.
  • the energy switching module 410 is configured to switch the conduction of the charging contacts of the first USB contact piece 20 and the second USB contact piece 30.
  • the input voltage from the input to the output and the output to the input of the energy switching module 410 is greater than 5V.
  • the data switching module 420 is configured to switch the conduction of the data contact pads of the first USB contact piece 20 and the second USB contact piece 30.
  • the overcurrent protection circuit 50 is configured to perform overcurrent protection on the energy switching module 410 and the data switching module 420.
  • the energy switching module 410 includes a first chip U1 and a second chip U2, and the data switching module 420 includes a third chip U3.
  • the A2 and B2 pins of the first chip U1 are energy inputs.
  • the A1 pin and the B1 pin of the first chip U1 are energy outputs.
  • the C1 end of the first chip U1 is a ground terminal.
  • the C2 end of the first chip U1 is an enable terminal.
  • the second chip U2 and the first chip U1 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 40 is integrated in the NCP339.
  • the first leg of the third chip U3 is the data D+ output terminal
  • the second leg of the third chip U3 is the data D-output terminal
  • the third leg of the third chip U3 is the ground terminal
  • the fourth pin of the third chip U3 is the fourth pin.
  • the fifth pin of the third chip U3 is the first data D+ input terminal
  • the sixth pin of the third chip U3 is the second data D-input terminal
  • the seventh pin of the third chip U3 Is the second data D+ input.
  • the eighth pin of the third chip U3 is an enable terminal
  • the ninth pin of the third chip U3 is a power supply terminal
  • the tenth pin of the third chip U3 is a chip select signal terminal.
  • the model number of the third chip U3 is NLAS7242.
  • the energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, it is electrically connected to the energy input pin VbusB of the second USB contact piece.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively.
  • the data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively,
  • the energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is
  • the first chip U1 and the output pin OUT of the second chip U2 are electrically connected, and the enable pin OE of the third chip U3 is grounded.
  • a first group of data input pins HSD1+, a first group of data input pins HSD1- and a second group of data input pins HSD2+, a second group of data input pins HSD2-, and data pins D+, data pin D- are equivalent and can be interchanged.
  • the models of the first chip U1 and the second chip U2 may also be switches having a symmetric withstand voltage structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or the switch with overcurrent protection type may be selected.
  • the model of the third chip U3 can also be a dual-channel analog switch such as BCT4717, SGM4717, AD7512, etc., and can select a high-speed analog switch or a common analog switch according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the first chip U1 electrically connected to the energy input pin VbusA of the first USB contact piece is made
  • the pin EN is at a high level, and the first chip U1 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the third chip
  • the first set of data input pins HSD1+ of U3 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the first chip U1 and the third chip U3.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the second chip U2 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the second chip U2 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the third chip The second set of data input pins HSD2+ of U3 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the second chip U2 and the third chip U3.
  • the conversion logic of the analog switch of the third chip U3 is as follows:
  • the energy switching module 410 includes a fourth chip U4 and a fifth chip U5, and the data switching module 420 includes a sixth chip U6 and a seventh chip U7.
  • the A2 and B2 pins of the fourth chip U4 are energy inputs.
  • the A1 pin and the B1 pin of the fourth chip U4 are energy outputs.
  • the C1 end of the fourth chip U4 is a ground terminal.
  • the C2 end of the fourth chip U4 is an enable terminal.
  • the fifth chip U5 and the fourth chip U4 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 50 is integrated in the NCP339.
  • the first leg of the sixth chip U6 is an enable terminal.
  • the second pin and the sixth pin of the sixth chip U6 are a data D+ input terminal and a data D-input terminal, respectively.
  • the third pin and the fifth pin of the sixth chip U6 are a data D+ output terminal and a data D-output terminal, respectively.
  • the seventh pin of the sixth chip U6 has no signal.
  • the seventh chip U7 is the same as the sixth chip U6, and their models are all NLAS7213.
  • the energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7.
  • the energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively;
  • the data pin D+B and the data pin DB of the USB contact pad are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively.
  • the power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5.
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6 and the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. .
  • the fourth chip U4, the fifth chip U5, the sixth chip U6 and the seventh chip U7 may be partially or completely integrated and packaged together to reduce the volume.
  • the model of the fourth chip U4 and the fifth chip U5 may also be a switch with a symmetrical voltage-resistant structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or may have an overcurrent Protective switch.
  • the models of the sixth chip U6 and the seventh chip U7 may also be single-channel analog switches such as BCT4157 and TS5A3167, and high-speed analog switches or ordinary analog switches may be selected according to their own product definitions.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fifth chip U5 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN of the enable pin EN and the seventh chip U7 is at a high level, and the fifth chip U5 and the seventh chip U7 are turned on. At this time, the first USB contact piece is turned on by the fifth chip U5 and the seventh chip U7.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the fourth chip U4 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the sixth chip U6 are at a high level, and the fourth chip U4 and the sixth chip U6 are turned on.
  • the second USB contact piece is turned on by the fourth chip U4 and the sixth chip U6.
  • the energy switching module 410 includes an eighth chip U8, and the data switching module 420 includes a ninth chip U9.
  • the eighth chip U8 model is TPS61235, which can select different boosting devices to compensate the voltage drop on the front-end diode according to the product definition.
  • the model of the ninth chip U9 is NLAS7242, and the dual-channel analog switch such as BCT4717, SGM4717, AD7512 can also be used. Choose a high-speed analog switch or a normal analog switch according to your product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1
  • the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2.
  • the negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to each other and electrically connected to the switching pin SW of the ninth chip U9, the input pin VIN, and the enable pin EN.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB
  • the data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded.
  • the first group of data input pins HSD1+, the first group of data input pins HSD1- and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the eighth chip U8 and the ninth chip U9 can be integrally packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level
  • the ninth chip The first set of data input pins HSD1+ of U9 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the ninth chip The second set of data input pins HSD2+ of U9 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the conversion logic of the analog switch of the ninth chip U9 is as follows:
  • the energy switching module includes a tenth chip U10
  • the data switching module includes an eleventh chip U11 and a twelfth chip U12.
  • the model number of the tenth chip U10 is TPS61235, and different boosting devices can be selected according to the product definition to compensate for the voltage drop on the front end diode.
  • the model number of the eleventh chip U11 and the twelfth chip U12 is NLAS7213.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4.
  • the negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to each other and electrically connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12's enable pin OE is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the tenth chip U10, the eleventh chip U11 and the twelfth chip U12 can be integrally or partially packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN and the enable pin EN of the eleventh chip U11 are at a high level, and the tenth chip U10 and the eleventh chip U11 are turned on. At this time, the first USB contact piece is turned on by the tenth chip U10 and the eleventh chip U11.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the tenth chip U10 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the twelfth chip U12 are at a high level, and the tenth chip U10 and the twelfth chip U12 are turned on.
  • the second USB contact piece is turned on by the tenth chip U10 and the twelfth chip U12.
  • the energy switching module includes a fifth diode D5 and a sixth diode D6, and the data switching module includes a thirteenth chip U13.
  • the model of the thirteenth chip U13 is NLAS7242, and a dual-channel analog switch such as BCT4717, SGM4717, and AD7512 can also be used, and a high-speed analog switch or a common analog switch can be selected according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6
  • the positive poles are connected.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13,
  • the data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13.
  • the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged.
  • the energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded.
  • the fifth diode D5 and the sixth diode D6 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth diode D5 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the tenth The first set of data input pins HSD1+ of the three-chip U13 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the fifth diode D5 and the thirteenth chip U13.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the sixth diode D6 electrically connected to the energy input pin VbusB of the second USB contact piece Turn on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • tenth The second set of data input pins HSD2+ of the three chips U13 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the sixth diode D6 and the thirteenth chip U13.
  • the conversion logic of the analog switch of the thirteenth chip U13 is as follows:
  • the energy switching module includes a seventh diode D7 and an eighth diode D8.
  • the data switching module includes a fourteenth chip U14 and a fifteenth chip U15.
  • the model number of the fourteenth chip U14 and the fifteenth chip U15 is NLAS7213.
  • An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive poles are connected.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip
  • the enable pin OE of U15 is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  • a Zener diode D3 is connected to the cathode of the seventh diode D7 and the eighth diode D8, and the Zener diode D3 is of the type ZENER3.
  • the seventh diode D7 and the eighth diode D8 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fourteenth chip U14 electrically connected to the energy input pin VbusA of the first USB contact piece
  • the enable pin EN is at a high level
  • the seventh diode D7 and the fourteenth chip U14 are turned on.
  • the first USB contact piece is turned on by the seventh diode D7 and the fourteenth chip U14.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the enable pin EN is at a high level
  • the eighth diode D8 and the fifteenth chip U15 are turned on.
  • the second USB contact piece is turned on by the eighth diode D8 and the fifteenth chip U15.
  • the terminal 1 in an embodiment includes a USB circuit 100 and a central processing unit 200.
  • the terminal 1 provided by the embodiment of the present invention includes, but is not limited to, a data cable with a USB interface, a voice recorder, a USB flash drive, a digital camera, a video camera, and an MP3 (Moving). Picture Experts Group Audio Layer III, Motion Picture Expert Compresses Standard Audio Level 3), MP4 (MPEG-4 Part 14, MPEG-4 14 part), driving recorder, learning machine, tablet, point pen, lamp or fan.
  • MP3 Motion Picture Expert Compresses Standard Audio Level 3
  • MP4 MPEG-4 Part 14, MPEG-4 14 part
  • the USB circuit 100 in an embodiment includes a USB connection piece 10, a first USB contact piece 20, a second USB contact piece 30, a switching circuit 40, and an overcurrent protection circuit 50.
  • the first USB contact piece 20 is disposed on a surface of the USB connecting piece 10.
  • the second USB contact piece 30 is disposed on the other surface of the USB connection piece 10 opposite to the first USB contact piece 20.
  • the switching circuit 40 is electrically connected to the first USB contact piece 20 and the second USB contact piece 30.
  • the switching circuit 40 is configured to switch the conduction of the first USB contact piece 20 and the second USB contact piece 30.
  • the USB circuit 100 can switch between the conduction of the first USB contact piece 20 and the conduction of the second USB contact piece 30, thereby enabling the USB connection piece 10 to be inserted in the forward and reverse directions, and the USB circuit 100 can Easy to use and save time.
  • the switching circuit 40 in an embodiment includes an energy switching module 410 and a data switching module 420.
  • the energy switching module 410 is configured to switch the conduction of the charging contacts of the first USB contact piece 20 and the second USB contact piece 30.
  • the input voltage from the input to the output and the output to the input of the energy switching module 410 is greater than 5V.
  • the data switching module 420 is configured to switch the conduction of the data contact pads of the first USB contact piece 20 and the second USB contact piece 30.
  • the overcurrent protection circuit 50 is configured to perform overcurrent protection on the energy switching module 410 and the data switching module 420.
  • the energy switching module 410 includes a first chip U1 and a second chip U2, and the data switching module 420 includes a third chip U3.
  • the A2 and B2 pins of the first chip U1 are energy inputs.
  • the A1 pin and the B1 pin of the first chip U1 are energy outputs.
  • the C1 end of the first chip U1 is a ground terminal.
  • the C2 end of the first chip U1 is an enable terminal.
  • the second chip U2 and the first chip U1 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 40 is integrated in the NCP339.
  • the first leg of the third chip U3 is the data D+ output terminal
  • the second leg of the third chip U3 is the data D-output terminal
  • the third leg of the third chip U3 is the ground terminal
  • the fourth pin of the third chip U3 is the fourth pin.
  • the fifth pin of the third chip U3 is the first data D+ input terminal
  • the sixth pin of the third chip U3 is the second data D-input terminal
  • the seventh pin of the third chip U3 Is the second data D+ input.
  • the eighth pin of the third chip U3 is an enable terminal
  • the ninth pin of the third chip U3 is a power supply terminal
  • the tenth pin of the third chip U3 is a chip select signal terminal.
  • the model number of the third chip U3 is NLAS7242.
  • the energy input pin IN and the enable pin EN of the first chip U1 are electrically connected to the energy input pin VbusA of the first USB contact piece, and the energy input pin IN of the second chip U2 is electrically connected. After being electrically connected to the enable pin EN, it is electrically connected to the energy input pin VbusB of the second USB contact piece.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the first group data input pin HSD1+ of the third chip U3 and the first group data input pin HSD1, respectively.
  • the data pin D+B and the data pin DB of the second USB contact piece are electrically connected to the second group data input pin HSD2+ and the second group data input pin HSD2- of the third chip U3, respectively,
  • the energy input pin IN and the enable pin EN of the second chip U2 are electrically connected to the chip select signal pin S of the third chip U3, and the power pin VCC of the third chip U3 is
  • the first chip U1 and the output pin OUT of the second chip U2 are electrically connected, and the enable pin OE of the third chip U3 is grounded.
  • a first group of data input pins HSD1+, a first group of data input pins HSD1- and a second group of data input pins HSD2+, a second group of data input pins HSD2-, and data pins D+, data pin D- are equivalent and can be interchanged.
  • the models of the first chip U1 and the second chip U2 may also be switches having a symmetric withstand voltage structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or the switch with overcurrent protection type may be selected.
  • the model of the third chip U3 can also be a dual-channel analog switch such as BCT4717, SGM4717, AD7512, etc., and can select a high-speed analog switch or a common analog switch according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the first chip U1 electrically connected to the energy input pin VbusA of the first USB contact piece is made
  • the pin EN is at a high level, and the first chip U1 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the third chip
  • the first set of data input pins HSD1+ of U3 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the first chip U1 and the third chip U3.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the second chip U2 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the second chip U2 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the third chip U3 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the third chip The second set of data input pins HSD2+ of U3 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the second chip U2 and the third chip U3.
  • the conversion logic of the analog switch of the third chip U3 is as follows:
  • the energy switching module 410 includes a fourth chip U4 and a fifth chip U5, and the data switching module 420 includes a sixth chip U6 and a seventh chip U7.
  • the A2 and B2 pins of the fourth chip U4 are energy inputs.
  • the A1 pin and the B1 pin of the fourth chip U4 are energy outputs.
  • the C1 end of the fourth chip U4 is a ground terminal.
  • the C2 end of the fourth chip U4 is an enable terminal.
  • the fifth chip U5 and the fourth chip U4 are the same type of chips, and their models are all NCP339.
  • the overcurrent protection circuit 50 is integrated in the NCP339.
  • the first leg of the sixth chip U6 is an enable terminal.
  • the second pin and the sixth pin of the sixth chip U6 are a data D+ input terminal and a data D-input terminal, respectively.
  • the third pin and the fifth pin of the sixth chip U6 are a data D+ output terminal and a data D-output terminal, respectively.
  • the seventh pin of the sixth chip U6 has no signal.
  • the seventh chip U7 is the same as the sixth chip U6, and their models are all NLAS7213.
  • the energy input pin IN and the enable pin EN of the fifth chip U5 are electrically connected to the energy input pin VbusA of the first USB contact piece and the enable pin OE of the seventh chip U7.
  • the energy input pin IN of the fourth chip U4 and the enable pin EN are electrically connected to the energy input pin VbusB of the second USB contact piece and the enable pin OE of the sixth chip U6. connection.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the seventh chip U7, respectively;
  • the data pin D+B and the data pin DB of the USB contact pad are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6, respectively.
  • the power pin VCC of the sixth chip U6 and the power pin VCC of the seventh chip U7 are electrically connected to the fourth chip U4 and the output pin OUT of the fifth chip U5.
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the sixth chip U6 and the seventh chip U7 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. .
  • the fourth chip U4, the fifth chip U5, the sixth chip U6 and the seventh chip U7 may be partially or completely integrated and packaged together to reduce the volume.
  • the model of the fourth chip U4 and the fifth chip U5 may also be a switch with a symmetrical voltage-resistant structure such as TPS2511, NCP331, G517, etc., and the switch of the current magnitude may be selected according to the requirements of the product, or may have an overcurrent Protective switch.
  • the models of the sixth chip U6 and the seventh chip U7 may also be single-channel analog switches such as BCT4157 and TS5A3167, and high-speed analog switches or ordinary analog switches may be selected according to their own product definitions.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fifth chip U5 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN of the enable pin EN and the seventh chip U7 is at a high level, and the fifth chip U5 and the seventh chip U7 are turned on. At this time, the first USB contact piece is turned on by the fifth chip U5 and the seventh chip U7.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the fourth chip U4 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the sixth chip U6 are at a high level, and the fourth chip U4 and the sixth chip U6 are turned on.
  • the second USB contact piece is turned on by the fourth chip U4 and the sixth chip U6.
  • the energy switching module 410 includes an eighth chip U8, and the data switching module 420 includes a ninth chip U9.
  • the eighth chip U8 model is TPS61235, which can select different boosting devices to compensate the voltage drop on the front-end diode according to the product definition.
  • the model of the ninth chip U9 is NLAS7242, and the dual-channel analog switch such as BCT4717, SGM4717, AD7512 can also be used. Choose a high-speed analog switch or a normal analog switch according to your product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the anode of the first diode D1
  • the energy input pin VbusB of the second USB contact piece is connected to the anode of the second diode D2.
  • the negative electrode of the first diode D1 and the negative electrode of the second diode D2 are connected to each other and electrically connected to the switching pin SW of the ninth chip U9, the input pin VIN, and the enable pin EN.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the ninth chip U9, the data pin DA of the first USB contact piece and the ninth chip a first set of data input pins HSD1 of U9 are connected, a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the ninth chip U9, the second USB
  • the data pin DB of the contact chip is connected to the second group data input pin HSD2- of the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is connected to the chip select signal pin S of the ninth chip U9, and the enable pin OE of the ninth chip U9 is grounded.
  • the first group of data input pins HSD1+, the first group of data input pins HSD1- and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pins D+, data pin D- are equivalent and can be interchanged. It can be understood that the eighth chip U8 and the ninth chip U9 can be integrally packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level
  • the ninth chip The first set of data input pins HSD1+ of U9 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the eighth chip U8 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the pin EN is at a high level
  • the eighth chip U8 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the ninth chip U9 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • the ninth chip The second set of data input pins HSD2+ of U9 and the second set of data input pins HSD2- are turned on. At this time, the second USB contact piece is turned on by the eighth chip U8 and the ninth chip U9.
  • the conversion logic of the analog switch of the ninth chip U9 is as follows:
  • the energy switching module includes a tenth chip U10
  • the data switching module includes an eleventh chip U11 and a twelfth chip U12.
  • the model number of the tenth chip U10 is TPS61235, and different boosting devices can be selected according to the product definition to compensate for the voltage drop on the front end diode.
  • the model number of the eleventh chip U11 and the twelfth chip U12 is NLAS7213.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the third diode D3, and the energy input pin VbusB of the second USB contact piece is connected to the positive electrode of the fourth diode D4.
  • the negative electrode of the third diode D3 and the negative electrode of the fourth diode D4 are connected to each other and electrically connected to the switching pin SW, the input pin VIN and the enable pin EN of the tenth chip U10.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the eleventh chip U11, and the energy input pin VbusB of the second USB contact piece and the twelfth chip U12's enable pin OE is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the eleventh chip U11, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the twelfth chip U12, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the chip U11 and the twelfth chip U12 are equivalent to the data pin D+ and the data pin D-, and are interchangeable. It can be understood that the tenth chip U10, the eleventh chip U11 and the twelfth chip U12 can be integrally or partially packaged together to reduce the volume.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the tenth chip U10 electrically connected to the energy input pin VbusA of the first USB contact piece is made.
  • the enable pin EN and the enable pin EN of the eleventh chip U11 are at a high level, and the tenth chip U10 and the eleventh chip U11 are turned on. At this time, the first USB contact piece is turned on by the tenth chip U10 and the eleventh chip U11.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the tenth chip U10 electrically connected to the energy input pin VbusB of the second USB contact piece is made
  • the enable pin EN and the enable pin EN of the twelfth chip U12 are at a high level, and the tenth chip U10 and the twelfth chip U12 are turned on.
  • the second USB contact piece is turned on by the tenth chip U10 and the twelfth chip U12.
  • the energy switching module includes a fifth diode D5 and a sixth diode D6, and the data switching module includes a thirteenth chip U13.
  • the model of the thirteenth chip U13 is NLAS7242, and a dual-channel analog switch such as BCT4717, SGM4717, and AD7512 can also be used, and a high-speed analog switch or a common analog switch can be selected according to its own product definition.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the positive electrode of the fifth diode D5, and the energy input pin VbusB of the second USB contact piece and the sixth diode D6
  • the positive poles are connected.
  • the data pin D+A of the first USB contact piece is connected to the first group data input pin HSD1+ of the thirteenth chip U13, and the data pin DA of the first USB contact piece and the tenth a first set of data input pins HSD1 of the three chips U13 are connected, and a data pin D+B of the second USB contact piece is connected to a second set of data input pins HSD2+ of the thirteenth chip U13,
  • the data pin DB of the second USB contact chip is connected to the second group data input pin HSD2- of the thirteenth chip U13.
  • the first group data input pin HSD1+ The first group of data input pins HSD1 and the second group of data input pins HSD2+, the second group of data input pins HSD2-, and the data pin D+, the data pin D- Is equivalent and can be exchanged.
  • the energy input pin VbusB of the second USB contact chip is connected to the chip select signal pin S of the thirteenth chip U13, and the enable pin OE of the thirteenth chip U13 is grounded.
  • the fifth diode D5 and the sixth diode D6 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level, and the fifth diode D5 is turned on.
  • the energy input pin VbusB of the second USB contact piece is at a low level, and the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a low level, the tenth The first set of data input pins HSD1+ of the three-chip U13 and the first set of data input pins HSD1- are turned on. At this time, the first USB contact piece is turned on by the fifth diode D5 and the thirteenth chip U13.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the sixth diode D6 electrically connected to the energy input pin VbusB of the second USB contact piece Turn on.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the chip select signal pin S of the thirteenth chip U13 electrically connected to the energy input pin VbusB of the second USB contact piece is at a high level
  • tenth The second set of data input pins HSD2+ of the three chips U13 and the second set of data input pins HSD2- are turned on.
  • the second USB contact piece is turned on by the sixth diode D6 and the thirteenth chip U13.
  • the conversion logic of the analog switch of the thirteenth chip U13 is as follows:
  • the energy switching module includes a seventh diode D7 and an eighth diode D8.
  • the data switching module includes a fourteenth chip U14 and a fifteenth chip U15.
  • the model number of the fourteenth chip U14 and the fifteenth chip U15 is NLAS7213.
  • An energy input pin VbusA of the first USB contact piece is electrically connected to a positive electrode of the seventh diode D7, and an energy input pin VbusB of the second USB contact piece and the eighth diode D8 The positive poles are connected.
  • the energy input pin VbusA of the first USB contact piece is electrically connected to the enable pin OE of the fourteenth chip U14, and the energy input pin VbusB of the second USB contact piece and the fifteenth chip
  • the enable pin OE of U15 is electrically connected.
  • the data pin D+A and the data pin DA of the first USB contact piece are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fourteenth chip U14, respectively;
  • the data pin D+B and the data pin DB of the two USB contact pads are electrically connected to the data D+ input pin HSD+ and the data D-input pin HSD- of the fifteenth chip U15, respectively, wherein the tenth
  • the data D+ input pin HSD+ and the data D-input pin HSD- of the four-chip U14 and the fifteenth chip U15 are equivalent to the data pin D+ and the data pin D-, and are interchangeable.
  • a Zener diode D3 is connected to the cathode of the seventh diode D7 and the eighth diode D8, and the Zener diode D3 is of the type ZENER3.
  • the seventh diode D7 and the eighth diode D8 are Schottky diodes.
  • the energy input pin VbusA of the first USB contact piece is at a high level
  • the fourteenth chip U14 electrically connected to the energy input pin VbusA of the first USB contact piece
  • the enable pin EN is at a high level
  • the seventh diode D7 and the fourteenth chip U14 are turned on.
  • the first USB contact piece is turned on by the seventh diode D7 and the fourteenth chip U14.
  • the energy input pin VbusB of the second USB contact piece is at a high level
  • the enable pin EN is at a high level
  • the eighth diode D8 and the fifteenth chip U15 are turned on.
  • the second USB contact piece is turned on by the eighth diode D8 and the fifteenth chip U15.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

L'invention concerne un circuit USB, pouvant s'appliquer au domaine technique de l'électronique. Le circuit USB comprend un élément de connexion USB (10), un premier élément de contact USB (20), un second élément de contact USB (30) et un circuit de commutation (40). Le premier élément de contact USB (20) est disposé sur une surface de l'élément de connexion USB (10). Le second élément de contact USB (30) est disposé sur l'autre surface de l'élément de connexion USB (10) d'une manière opposée au premier élément de contact USB (20). Le circuit de commutation (40) est connecté électriquement au premier élément de contact USB (20) et au second élément de contact USB (30), et le circuit de commutation (40) est configuré pour effectuer une commutation entre la conduite du premier élément de contact USB (20) et la conduite du second élément de contact USB (30). L'invention concerne également un terminal. Par fourniture du circuit de commutation (40) pour effectuer une commutation entre la conduite du premier élément de contact USB (20) et la conduite du second élément de contact USB (30), le circuit USB peut fonctionner tout en permettant une connexion par insertion réversible de l'élément de connexion USB (10).
PCT/CN2015/097219 2015-12-12 2015-12-12 Terminal et circuit usb WO2017096630A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/097219 WO2017096630A1 (fr) 2015-12-12 2015-12-12 Terminal et circuit usb

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/097219 WO2017096630A1 (fr) 2015-12-12 2015-12-12 Terminal et circuit usb

Publications (1)

Publication Number Publication Date
WO2017096630A1 true WO2017096630A1 (fr) 2017-06-15

Family

ID=59012550

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/097219 WO2017096630A1 (fr) 2015-12-12 2015-12-12 Terminal et circuit usb

Country Status (1)

Country Link
WO (1) WO2017096630A1 (fr)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140062268A (ko) * 2012-11-14 2014-05-23 박건주 양면 접속형 usb 접속 장치
CN104408007A (zh) * 2014-11-20 2015-03-11 广东欧珀移动通信有限公司 一种usb信号切换电路及具有该电路的usb数据线
CN204289985U (zh) * 2014-12-26 2015-04-22 深圳市酷孚科技有限公司 无正反方向的usb数据线
CN105140689A (zh) * 2015-07-11 2015-12-09 重庆市炙热科技发展有限公司 不分正反的任意插优盘结构
CN105404605A (zh) * 2015-12-12 2016-03-16 彭峰 终端及usb电路
CN205247382U (zh) * 2015-12-12 2016-05-18 彭峰 终端及usb电路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140062268A (ko) * 2012-11-14 2014-05-23 박건주 양면 접속형 usb 접속 장치
CN104408007A (zh) * 2014-11-20 2015-03-11 广东欧珀移动通信有限公司 一种usb信号切换电路及具有该电路的usb数据线
CN204289985U (zh) * 2014-12-26 2015-04-22 深圳市酷孚科技有限公司 无正反方向的usb数据线
CN105140689A (zh) * 2015-07-11 2015-12-09 重庆市炙热科技发展有限公司 不分正反的任意插优盘结构
CN105404605A (zh) * 2015-12-12 2016-03-16 彭峰 终端及usb电路
CN205247382U (zh) * 2015-12-12 2016-05-18 彭峰 终端及usb电路

Similar Documents

Publication Publication Date Title
EP3782252B1 (fr) Contrôleur usb de type c/pd ayant une protection vbus à court-circuit cc intégrée
US8627121B2 (en) USB-on-the-go bi-directional protection circuit
US7936209B2 (en) I/O buffer with low voltage semiconductor devices
WO2020133623A1 (fr) Procédé de commande de panneau d'affichage et dispositif d'affichage
WO2014204235A1 (fr) Chargeur de batterie et procédé de fonctionnement correspondant
US20130015808A1 (en) Device and method for charging a master device using a detachable device
WO2018216982A1 (fr) Circuit convertisseur de tension, dispositif électronique comprenant celui-ci et procédé de conversion de tension
WO2018028194A1 (fr) Circuit de protection contre les surtensions transitoires et substrat de réseau le comprenant, et dispositif d'affichage
WO2014114033A1 (fr) Ecouteur et procédé de mise en œuvre d'une commande de commutation de reconnaissance automatique d'un écouteur
US9122288B1 (en) Low power USB 2.0 subsystem
EP3000045A1 (fr) Appareil et méthode de reconnaissance de dispositif externe dans un système de communication
TWI387180B (zh) 可攜式電子裝置的電源切換電路
WO2017096630A1 (fr) Terminal et circuit usb
WO2021147907A1 (fr) Appareil de protection de port de recharge, et terminal
TWI595721B (zh) 電子設備供電保護系統
WO2022193181A1 (fr) Circuit d'interface et son procédé de commande, puce, dispositif terminal
WO2022083360A1 (fr) Appareil tactile d'affichage et procédé de commande d'alimentation électrique
WO2018032675A1 (fr) Casque d'écoute numérique
CN109348344B (zh) 静电防护结构、耳机转接器及电子设备
TWI818657B (zh) 供電電路與具有該供電電路之電子裝置
WO2018040596A1 (fr) Carte d'extension d'alimentation en courant continu
CN216286563U (zh) 一种供电电路与主板
WO2020087577A1 (fr) Dispositif de pilotage d'affichage ainsi que dispositif et module d'affichage
TW201430576A (zh) 電子設備
CN219800110U (zh) 一种用于从设备向主设备供电的电路及装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15910104

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15910104

Country of ref document: EP

Kind code of ref document: A1