WO2016206435A1 - 显示基板及其制作方法以及显示基板制作系统和显示装置 - Google Patents

显示基板及其制作方法以及显示基板制作系统和显示装置 Download PDF

Info

Publication number
WO2016206435A1
WO2016206435A1 PCT/CN2016/078316 CN2016078316W WO2016206435A1 WO 2016206435 A1 WO2016206435 A1 WO 2016206435A1 CN 2016078316 W CN2016078316 W CN 2016078316W WO 2016206435 A1 WO2016206435 A1 WO 2016206435A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
sub
opening
circuit
display substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/078316
Other languages
English (en)
French (fr)
Inventor
王震
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Ordos Yuansheng Optoelectronics Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Ordos Yuansheng Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Ordos Yuansheng Optoelectronics Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to US15/511,309 priority Critical patent/US9905762B2/en
Publication of WO2016206435A1 publication Critical patent/WO2016206435A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0231—Manufacture or treatment of multiple TFTs using masks, e.g. half-tone masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/351—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels comprising more than three subpixels, e.g. red-green-blue-white [RGBW]
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/50—Mask blanks not covered by G03F1/20 - G03F1/34; Preparation thereof
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2003—Display of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2074—Display of intermediate tones using sub-pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/353—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/10—Deposition of organic active material
    • H10K71/16—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering
    • H10K71/166—Deposition of organic active material using physical vapour deposition [PVD], e.g. vacuum deposition or sputtering using selective deposition, e.g. using a mask
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0452—Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen

Definitions

  • An exemplary embodiment of the present invention is directed to a display substrate and a method of fabricating the same, and a display substrate fabrication system and display device.
  • Sub-pixels are formed by a fine metal mask (ie, FMM), mainly by vapor deposition of a sub-pixel material (eg, an organic light-emitting material for forming sub-pixels in an OLED) to a low temperature polysilicon (LTPS) according to a predetermined procedure.
  • a sub-pixel material eg, an organic light-emitting material for forming sub-pixels in an OLED
  • LTPS low temperature polysilicon
  • red, green, and blue sub-pixels are formed using the pattern openings on the fine metal mask.
  • the precision required for the fine metal mask is high, and the opening for forming the sub-pixel is small, it is easily deformed by the interference of the external force and the magnetic field, and the formed sub-pixel is deformed accordingly. Therefore, the fabrication yield of the fine metal mask is not high, and it is difficult to achieve a higher resolution.
  • the present invention is directed to a display substrate and a method of fabricating the same, and a display substrate fabrication system and display device, thereby improving the accuracy of sub-pixels formed by the mask.
  • a method of fabricating a display substrate comprising:
  • first mask Forming a first sub-pixel over the first circuit and the fourth circuit through a first mask, wherein the first mask comprises a plurality of first openings, each of the first openings corresponding to a first a sub-pixel and a fourth sub-pixel;
  • the second mask comprises a plurality of second openings, each second opening corresponding to a first Two sub-pixels and one fourth sub-pixel;
  • the third mask comprises a plurality of third openings, each third opening corresponding to a first Three sub-pixels and one fourth sub-pixel,
  • the first sub-pixel, the second sub-pixel, and the third sub-pixel on the fourth circuit are superimposed to form a fourth sub-pixel.
  • each pixel in the display substrate to be formed includes a first sub-pixel, a second sub-pixel, a third sub-pixel, and a fourth sub-pixel arranged in a first direction,
  • the fourth sub-pixel corresponding to the first opening belongs to the first pixel, and the first sub-pixel corresponding to the first opening belongs to the first pixel, and the first pixel is in the first direction.
  • the fourth sub-pixel corresponding to the second opening belongs to the first pixel, and the second sub-pixel corresponding to the second opening belongs to the first pixel and in the second direction a third pixel on one side or the other side, the first direction being perpendicular to the second direction;
  • the third sub-pixel and the fourth sub-pixel corresponding to the third opening belong to the first pixel.
  • the plurality of second openings are disposed along the second direction, and the fourth sub-pixel corresponding to the first one of the adjacent two second openings is located at the first second opening Corresponding second sub-pixel along one side in the second direction, and second sub-pixel corresponding to the second sub-pixel The second sub-pixel corresponding to the first second opening is along the other side of the second direction.
  • the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel are rectangular, and the first opening, the second opening, and the third opening are rectangular.
  • adjacent sub-pixels in the first pixel are separated by a preset distance
  • the first sub-pixel of the second pixel is spaced apart from the fourth sub-pixel of the first pixel by the preset distance
  • the second sub-pixel of the third pixel is spaced apart from the fourth sub-pixel of the first pixel by the preset distance.
  • the first opening further corresponds to an area between a fourth sub-pixel of the first pixel and a first sub-pixel of the second pixel
  • the second opening further corresponds to an area between the fourth sub-pixel of the first pixel and the second sub-pixel of the third pixel
  • the third opening further corresponds to an area between the third sub-pixel and the fourth sub-pixel of the first pixel.
  • the first sub-pixel is a red sub-pixel
  • the second sub-pixel is a green sub-pixel
  • the third sub-pixel is a blue sub-pixel
  • the fourth sub-pixel is a white sub-pixel Pixel.
  • a display substrate manufacturing system comprising:
  • circuit forming unit configured to form a first circuit, a second circuit, a third circuit, and a fourth circuit to drive the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel, respectively;
  • a first mask comprising a plurality of first openings, each of the first openings corresponding to a first sub-pixel and a fourth sub-pixel, for forming a first over the first circuit and the fourth circuit Subpixel
  • a second mask comprising a plurality of second openings, each second opening corresponding to a second sub-pixel And a fourth sub-pixel for forming a second sub-pixel over the second circuit and the fourth circuit;
  • a third mask comprising a plurality of third openings, each of the third openings corresponding to a third sub-pixel and a fourth sub-pixel for forming a third over the third circuit and the fourth circuit Subpixel,
  • the first sub-pixel, the second sub-pixel, and the third sub-pixel on the fourth circuit are superimposed to form a fourth sub-pixel.
  • each pixel in the display substrate to be formed includes a first sub-pixel, a second sub-pixel, a third sub-pixel, and a fourth sub-pixel arranged in a first direction,
  • the fourth sub-pixel corresponding to the first opening belongs to the first pixel, and the first sub-pixel corresponding to the first opening belongs to the first pixel, and the first pixel is in the first direction.
  • the fourth sub-pixel corresponding to the second opening belongs to the first pixel, and the second sub-pixel corresponding to the second opening belongs to the first pixel and in the second direction a third pixel on one side or the other side, the first direction being perpendicular to the second direction;
  • the third sub-pixel and the fourth sub-pixel corresponding to the third opening belong to the first pixel.
  • the plurality of second openings are disposed along the second direction, and the fourth sub-pixel corresponding to the first one of the adjacent two second openings is located at the first second opening
  • the corresponding second sub-pixel is located on one side of the second direction, and the fourth sub-pixel corresponding to the second second opening is located on the other side of the second sub-pixel corresponding to the first second opening in the second direction.
  • the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel are rectangular, and the first opening, the second opening, and the third opening are rectangular.
  • adjacent sub-pixels in the first pixel are separated by a preset distance
  • a first sub-pixel of the second pixel is spaced apart from a fourth sub-pixel of the first pixel Preset distance
  • the second sub-pixel of the third pixel is spaced apart from the fourth sub-pixel of the first pixel by the preset distance.
  • the first opening further corresponds to an area between a fourth sub-pixel of the first pixel and a first sub-pixel of the second pixel
  • the second opening further corresponds to an area between the fourth sub-pixel of the first pixel and the second sub-pixel of the third pixel
  • the third opening further corresponds to an area between the third sub-pixel and the fourth sub-pixel of the first pixel.
  • a display substrate comprising a plurality of pixels, each pixel comprising a first sub-pixel, a second sub-pixel, a third sub-pixel and a fourth sub-pixel arranged in a first direction ,
  • the fourth sub-pixel of the first pixel is adjacent to the first sub-pixel adjacent to the first pixel and located in a second pixel of the first pixel on a side in the first direction;
  • the first direction is perpendicular to the second direction
  • a fourth sub-pixel in the first pixel is adjacent to a third sub-pixel in the first pixel.
  • the first sub-pixel, the second sub-pixel, the third sub-pixel and the fourth sub-pixel are rectangular.
  • adjacent sub-pixels in the first pixel are separated by a preset distance
  • the first sub-pixel of the second pixel is spaced apart from the fourth sub-pixel of the first pixel by the preset distance
  • the second sub-pixel of the third pixel is spaced apart from the fourth sub-pixel of the first pixel Preset distance.
  • a display device comprising any of the above display substrates.
  • each opening of the mask corresponds to two sub-pixel regions
  • the opening area of the mask is larger than that of the prior art, and the degree of deformation of the opening by an external force or a magnetic field can be reduced, thereby Improve the accuracy of forming sub-pixels and improve production yield.
  • FIG. 1 is a schematic flow chart showing a method of fabricating a display substrate according to an embodiment of the present invention
  • FIG. 2 is a schematic structural view of a first mask according to an embodiment of the present invention.
  • FIG. 3 is a schematic structural view of a second mask according to an embodiment of the present invention.
  • FIG. 4 is a schematic structural view of a third mask according to an embodiment of the present invention.
  • FIG. 5 is a schematic diagram showing a sub-pixel arrangement of a display substrate according to an embodiment of the invention.
  • FIG. 6 is a schematic diagram showing superposition of a fourth sub-pixel according to an embodiment of the present invention.
  • FIG. 7 is a schematic structural view of a first mask according to still another embodiment of the present invention.
  • FIG. 8 is a schematic structural view of a second mask according to still another embodiment of the present invention.
  • FIG. 9 is a block diagram showing the structure of a third mask according to still another embodiment of the present invention.
  • FIG. 10 is a schematic diagram showing a sub-pixel arrangement of a display substrate according to still another embodiment of the present invention.
  • a method for manufacturing a display substrate according to an embodiment of the present invention includes:
  • S1 forming a first circuit, a second circuit, a third circuit, and a fourth circuit, respectively, for driving the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel;
  • the first sub-pixel, the second sub-pixel, and the third sub-pixel on the fourth circuit are superimposed to form a fourth sub-pixel.
  • the fourth sub-pixel in the opening of the mask shown in the drawing refers to the position corresponding to the fourth sub-pixel, Instead of forming a fourth sub-pixel directly through a mask.
  • the individual sub-pixels at the edge of the mask shown in the drawings may be partial regions corresponding to the openings, or may be separately provided opening regions.
  • the first sub-pixel, the second sub-pixel, and the third sub-pixel are respectively formed by the three mask processes, and the first sub-pixel and the second sub-pixel are respectively formed on the fourth circuit while forming each sub-pixel. And the third sub-pixel, and finally superimposed on the fourth circuit to obtain the fourth sub-pixel.
  • each opening of the mask corresponds to two sub-pixel regions
  • the opening area of the mask is larger than that of the mask in the prior art, and the deformation of the mask can be reduced by external force or magnetic field.
  • the degree of the sub-pixel formation can be improved and the production yield can be improved.
  • each of the pixels in the display substrate to be formed includes a first sub-pixel, a second sub-pixel, a third sub-pixel, and a fourth sub-pixel arranged in a first direction (eg, a lateral direction).
  • the fourth sub-pixel corresponding to the first opening 10 belongs to the first pixel
  • the corresponding first sub-pixel belongs to the first pixel
  • a second pixel adjacent to one side of the first pixel along a first direction eg, lateral direction
  • the fourth sub-pixel corresponding to the second opening 20 belongs to the first pixel
  • the corresponding second sub-pixel belongs to the first pixel
  • a third pixel adjacent to the first pixel on one side or the other side in the second direction eg, the longitudinal direction
  • the first direction being perpendicular to the second direction.
  • the third sub-pixel corresponding to the third opening 30 ie, the sub-pixel on the left side of the third opening 30
  • the fourth sub-pixel ie, the sub-pixel on the right side of the third opening 30
  • the first direction in this embodiment may be a horizontal direction or a longitudinal direction, and then the corresponding second direction is a longitudinal direction or a lateral direction.
  • the following embodiments are mainly described by taking the first direction as the lateral direction and the second direction as the longitudinal direction as an example.
  • the fourth sub-pixel in the first pixel a part of the color is formed in the superimposed region through the first opening 10, the second opening 20, and the third opening 30, respectively.
  • the first sub-pixel color in the fourth sub-pixel when the first sub-pixel color in the fourth sub-pixel is formed, the first sub-pixel of the right pixel (ie, the second pixel) in the same row of the first pixel may be simultaneously formed; in forming the fourth sub-pixel In the second sub-pixel color, the second sub-pixel of the pixel in the previous row or the next row of the first pixel (ie, the third pixel) may be simultaneously formed; when the third sub-pixel color in the fourth sub-pixel is formed, the A third sub-pixel in one pixel, thereby completely forming a sub-pixel of each pixel in the display substrate.
  • the plurality of second openings 20 are disposed along the second direction, and the fourth sub-pixels corresponding to the first second openings 20 of the adjacent two second openings 20 are located in the second direction of the second sub-pixels. On one side, the fourth sub-pixel corresponding to the second second opening 20 is located on the other side of the second sub-pixel corresponding to the first second opening 20 in the second direction.
  • adjacent pixels in adjacent rows may be misaligned, for example, the first pixel and the third pixel in FIG. 6, and the misalignment distance is two sub-pixels, thereby ensuring that the second opening 20 can be in each pixel.
  • a second sub-pixel, which is a part of the fourth sub-pixel, is formed over the fourth circuit, and is better matched with the first opening 10 and the third opening 30.
  • the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel are rectangular, and the first opening 10, the second opening 20, and the third opening 30 are rectangular.
  • the first sub-pixel of the second pixel is located right to the right of the fourth sub-pixel of the first pixel, and the second sub-pixel of the third pixel is located directly below or positive of the fourth sub-pixel of the first pixel.
  • the third sub-pixel of the first pixel is located to the left of the fourth sub-pixel of the first pixel, thereby forming a pixel area of a standard arrangement.
  • adjacent sub-pixels in the first pixel are separated by a preset distance, and the first sub-pixel in the second pixel is separated from the fourth sub-pixel in the first pixel by a predetermined distance, in the third pixel
  • the second sub-pixel is separated from the fourth sub-pixel of the first pixel by a predetermined distance
  • the first opening is 10 further corresponding to a region between the fourth sub-pixel of the first pixel and the first sub-pixel of the second pixel
  • the corresponding first mask is as shown in FIG. 7
  • the second opening 20 is further corresponding to the fourth pixel.
  • a region between the sub-pixel and the second sub-pixel of the third pixel, the corresponding second mask is as shown in FIG. 8, and the third opening 30 further corresponds to between the third sub-pixel and the fourth sub-pixel of the first pixel
  • the corresponding third mask is shown in Figure 9.
  • the first opening 10 can be made to correspond to the first sub-pixel and the fourth sub-pixel, and corresponding to the area between the first sub-pixel and the fourth sub-pixel, second, by setting the adjacent sub-pixels to be separated by a preset distance.
  • the opening 20 corresponds to a second sub-pixel and a fourth sub-pixel, and corresponds to a region between the second sub-pixel and the fourth sub-pixel
  • the third opening 30 corresponds to the third sub-pixel and the fourth sub-pixel, and corresponds to the third The area between the sub-pixel and the fourth sub-pixel, thereby further increasing the area of the opening of the mask, thereby further improving the precision of forming the sub-pixel.
  • the display substrate formed by the three masks in this embodiment is as shown in FIG.
  • the first sub-pixel is a red sub-pixel
  • the second sub-pixel is a green sub-pixel
  • the third sub-pixel is a blue sub-pixel
  • the fourth sub-pixel is a white sub-pixel.
  • the formation process employed in the above process may include, for example, a deposition process such as deposition, sputtering, and the like, and a patterning process such as etching.
  • a display substrate manufacturing system including:
  • circuit forming unit configured to form a first circuit, a second circuit, a third circuit, and a fourth circuit to drive the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel, respectively;
  • a first mask comprising a plurality of first openings, each first opening corresponding to a first sub-pixel And a fourth sub-pixel for forming a first sub-pixel on the first circuit and the fourth circuit;
  • a second mask comprising a plurality of second openings, each of the second openings corresponding to a second sub-pixel and a fourth sub-pixel for forming a second sub-pixel on the second circuit and the fourth circuit;
  • a third mask comprising a plurality of third openings, each of the third openings corresponding to a third sub-pixel and a fourth sub-pixel for forming a third sub-pixel on the third circuit and the fourth circuit,
  • the first sub-pixel, the second sub-pixel, and the third sub-pixel on the fourth circuit are superimposed to form a fourth sub-pixel.
  • each pixel in the display substrate to be formed includes a first sub-pixel, a second sub-pixel, a third sub-pixel, and a fourth sub-pixel sequentially arranged in a first direction, and the first opening corresponds to
  • the fourth sub-pixel belongs to the first pixel, and the first sub-pixel corresponding to the first opening belongs to the second pixel adjacent to the first pixel and on the side of the first pixel in the first direction;
  • the fourth sub-pixel belongs to the first pixel, and the corresponding second sub-pixel belongs to the third pixel adjacent to the first pixel and on the side or the other side of the first pixel in the second direction, the first direction and the second direction Vertical; the third sub-pixel and the fourth sub-pixel corresponding to the third opening belong to the first pixel.
  • the plurality of second openings are disposed along the second direction, and the fourth sub-pixel corresponding to the first one of the adjacent two second openings is located at a side of the second sub-pixel along the second direction
  • the fourth sub-pixel corresponding to the second second opening is located on the other side of the second sub-pixel corresponding to the first second opening in the second direction.
  • the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel are rectangular, and the first opening, the second opening, and the third opening are rectangular.
  • adjacent sub-pixels in the first pixel are separated by a preset distance, for example, the third sub-pixel and the fourth sub-pixel in the first pixel are separated by a preset distance, and adjacent sub-pixels in adjacent pixels a predetermined distance, for example, the first sub-pixel in the second pixel is separated from the fourth sub-pixel in the first pixel by a preset distance; the second sub-pixel in the third pixel and the fourth sub-pixel in the first pixel
  • the pixels are separated from each other by a predetermined distance, and the first opening further corresponds to a region between the fourth sub-pixel of the first pixel and the first sub-pixel of the second pixel, and the second opening further corresponds to the fourth sub-pixel and the third pixel of the first pixel An area between the second sub-pixels of the pixel, the third opening further corresponding to an area between the third sub-pixel and the fourth sub-pixel of the first pixel.
  • a display substrate comprising a plurality of pixels, each pixel comprising a first sub-pixel, a second sub-pixel, a third sub-pixel and a fourth sub-pixel arranged in a first direction,
  • the fourth sub-pixel of the first pixel is adjacent to the first sub-pixel adjacent to the first pixel and located in the second pixel of the first pixel along the first direction.
  • the fourth sub-pixel in the first pixel is adjacent to the third sub-pixel in the first pixel.
  • the first sub-pixel, the second sub-pixel, the third sub-pixel, and the fourth sub-pixel are rectangular.
  • adjacent sub-pixels in the first pixel are separated by a preset distance, and the first sub-pixel in the second pixel is separated from the fourth sub-pixel in the first pixel by a predetermined distance, and in the third pixel The second sub-pixel is at a predetermined distance from the fourth sub-pixel in the first pixel.
  • a display device comprising the display substrate of any of the above.
  • the display device in this embodiment may be any product or component having a display function, such as an electronic paper, a mobile phone, a tablet computer, a television, a notebook computer, a digital photo frame, a navigator, and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种显示基板及其制作方法以及显示基板制作系统和显示装置，显示基板包括：多个像素，每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，其中，第一像素中的第四子像素，和与第一像素相邻、且位于第一像素沿第一方向上一侧的第二像素中的第一子像素相邻；第一像素中的第四子像素，和与第一像素相邻、且位于第一像素沿第二方向的一侧或另一侧的第三像素中的第二子像素相邻，第一方向与第二方向垂直；以及第一像素中的第四子像素，和第一像素中的第三子像素相邻。由于掩膜板的每个开口对应两个子像素区域，掩膜板的开口面积较大，可以降低开口收到外力或磁场而发生形变的程度，从而可以提高形成子像素的精度，并提高制作良率。

Description

显示基板及其制作方法以及显示基板制作系统和显示装置
本申请要求于2015年6月23日递交的中国专利申请第201510350381.0号的优先权，在此全文引用上述中国专利申请公开的内容以作为本申请的一部分。
技术领域
本发明的示例性实施例涉及一种显示基板及其制作方法以及显示基板制作系统和显示装置。
背景技术
通过精细金属掩膜(即FMM)来形成子像素，主要是通过蒸镀方式将子像素材料(例如有机发光材料，用于形成OLED中的子像素)按照预定程序蒸镀到低温多晶硅(LTPS)背板上，利用精细金属掩模上的图形开口，形成红、绿、蓝子像素。
由于精细金属掩模所需的精密度较高，并且用于形成子像素的开口较小，容易受到外力和磁场的干扰而发生形变，导致形成的子像素也相应地发生形变。因此精细金属掩膜的制作良率并不高，并且难以达到较高的分辨率。
发明内容
本发明旨在提供一种显示基板及其制作方法以及显示基板制作系统和显示装置，从而提高通过掩膜板形成的子像素的精度。
根据本发明的第一方面，提出了一种显示基板制作方法，包括：
形成第一电路、第二电路、第三电路和第四电路，分别用于驱动第一 子像素、第二子像素、第三子像素和第四子像素；
通过第一掩膜板在所述第一电路和所述第四电路之上形成第一子像素，其中，所述第一掩膜板包括多个第一开口，每个第一开口对应一个第一子像素和一个第四子像素；
通过第二掩膜板在所述第二电路和所述第四电路之上形成第二子像素，其中，所述第二掩膜板包括多个第二开口，每个第二开口对应一个第二子像素和一个第四子像素；
通过第三掩膜板在所述第三电路和所述第四电路之上形成第三子像素，其中，所述第三掩膜板包括多个第三开口，每个第三开口对应一个第三子像素和一个第四子像素，
所述第四电路上的第一子像素、第二子像素和第三子像素叠加形成第四子像素。
根据本发明的实施例，待形成的显示基板中的每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
所述第一开口对应的第四子像素属于第一像素，所述第一开口对应的第一子像素属于与所述第一像素相邻、且在所述第一像素沿第一方向上一侧的第二像素；
所述第二开口对应的第四子像素属于所述第一像素，所述第二开口对应的第二子像素属于与所述第一像素相邻、且在所述第一像素沿第二方向的一侧或另一侧的第三像素，所述第一方向与所述第二方向垂直；以及
所述第三开口对应的第三子像素和第四子像素属于所述第一像素。
根据本发明的实施例，所述多个第二开口沿所述第二方向设置，相邻两个第二开口中的第一个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的一侧，第二个第二开口对应的第四子像素 位于第一个第二开口对应的第二子像素沿第二方向的另一侧。
根据本发明的实施例，所述第一子像素、第二子像素、第三子像素和第四子像素为矩形，并且所述第一开口、第二开口和第三开口为矩形。
根据本发明的实施例，所述第一像素中相邻的子像素相距预设距离，
所述第二像素中的第一子像素与所述第一像素中的第四子像素相距所述预设距离，以及
所述第三像素中的第二子像素与所述第一像素中的第四子像素相距所述预设距离。
根据本发明的实施例，所述第一开口还对应所述第一像素的第四子像素和所述第二像素的第一子像素之间的区域，
所述第二开口还对应所述第一像素的第四子像素和所述第三像素的第二子像素之间的区域，以及
所述第三开口还对应所述第一像素的第三子像素和第四子像素之间的区域。
根据本发明的实施例，所述第一子像素为红色子像素，所述第二子像素为绿色子像素，所述第三子像素为蓝色子像素，所述第四子像素为白色子像素。
根据本发明的第二方面，还提出了一种显示基板制作系统，包括：
电路形成单元，用于形成第一电路、第二电路、第三电路和第四电路，以分别驱动第一子像素、第二子像素、第三子像素和第四子像素；
第一掩膜板，包括多个第一开口，每个第一开口对应一个第一子像素和一个第四子像素，用于在所述第一电路和所述第四电路之上形成第一子像素；
第二掩膜板，包括多个第二开口，每个第二开口对应一个第二子像素 和一个第四子像素，用于在所述第二电路和所述第四电路之上形成第二子像素；
第三掩膜板，包括多个第三开口，每个第三开口对应一个第三子像素和一个第四子像素，用于在所述第三电路和所述第四电路之上形成第三子像素，
所述第四电路上的第一子像素、第二子像素和第三子像素叠加形成第四子像素。
根据本发明的实施例，待形成的显示基板中的每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
所述第一开口对应的第四子像素属于第一像素，所述第一开口对应的第一子像素属于与所述第一像素相邻、且在所述第一像素沿第一方向上一侧的第二像素；
所述第二开口对应的第四子像素属于所述第一像素，所述第二开口对应的第二子像素属于与所述第一像素相邻、且在所述第一像素沿第二方向的一侧或另一侧的第三像素，所述第一方向与所述第二方向垂直；以及
所述第三开口对应的第三子像素和第四子像素属于所述第一像素。
根据本发明的实施例，所述多个第二开口沿所述第二方向设置，相邻两个第二开口中的第一个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的一侧，第二个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的另一侧。
根据本发明的实施例，所述第一子像素、第二子像素、第三子像素和第四子像素为矩形，并且所述第一开口、第二开口和第三开口为矩形。
根据本发明的实施例，所述第一像素中相邻的子像素相距预设距离，
所述第二像素中的第一子像素与所述第一像素中的第四子像素相距所 述预设距离，以及
所述第三像素中的第二子像素与所述第一像素中的第四子像素相距所述预设距离。
根据本发明的实施例，所述第一开口还对应所述第一像素的第四子像素和所述第二像素的第一子像素之间的区域，
所述第二开口还对应所述第一像素的第四子像素和所述第三像素的第二子像素之间的区域，以及
所述第三开口还对应所述第一像素的第三子像素和第四子像素之间的区域。
根据本发明的第三方面，还提出了一种显示基板，包括多个像素，每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
其中，第一像素中的第四子像素，和与所述第一像素相邻、且位于所述第一像素沿第一方向上一侧的第二像素中的第一子像素相邻；
第一像素中的第四子像素，和与所述第一像素相邻、且位于所述第一像素沿第二方向的一侧或另一侧的第三像素中的第二子像素相邻，所述第一方向与所述第二方向垂直；以及
第一像素中的第四子像素，和所述第一像素中的第三子像素相邻。
根据本发明的实施例，所述第一子像素、第二子像素、第三子像素和第四子像素为矩形。
根据本发明的实施例，所述第一像素中相邻的子像素相距预设距离，
所述第二像素中的第一子像素与所述第一像素中的第四子像素相距所述预设距离，以及
所述第三像素中的第二子像素与所述第一像素中的第四子像素相距所 述预设距离。
根据本发明的第四方面，还提出了一种显示装置，包括任一上述的显示基板。
根据上述技术方案，由于掩膜板的每个开口对应两个子像素区域，与现有技术相比，掩膜板的开口面积较大，可以降低开口受到外力或磁场而发生形变的程度，从而可以提高形成子像素的精度，并提高制作良率。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1示出了根据本发明一个实施例的显示基板制作方法的示意流程图；
图2示出了根据本发明一个实施例的第一掩膜板的结构示意图；
图3示出了根据本发明一个实施例的第二掩膜板的结构示意图；
图4示出了根据本发明一个实施例的第三掩膜板的结构示意图；
图5示出了根据本发明一个实施例的显示基板的子像素排列示意图；
图6示出了根据本发明一个实施例的叠加形成第四子像素的示意图；
图7示出了根据本发明又一个实施例的第一掩膜板的结构示意图；
图8示出了根据本发明又一个实施例的第二掩膜板的结构示意图；
图9示出了根据本发明又一个实施例的第三掩膜板的结构示意图；以及
图10示出了根据本发明又一个实施例的显示基板的子像素排列示意图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
如图1所示，根据本发明一个实施例的显示基板制作方法，包括：
S1，形成第一电路、第二电路、第三电路和第四电路，分别用于驱动第一子像素、第二子像素、第三子像素和第四子像素；
S2，通过第一掩膜板(如图2所示)在第一电路和第四电路之上形成第一子像素，其中，第一掩膜板包括多个第一开口10，每个第一开口10对应一个第一子像素和一个第四子像素；
S3，通过第二掩膜板(如图3所示)在第二电路和第四电路之上形成第二子像素，其中，第二掩膜板包括多个第二开口20，每个第二开口20对应一个第二子像素和一个第四子像素；
S4，通过第三掩膜板(如图4所示)在第三电路和第四电路之上形成第三子像素，其中，第三掩膜板包括多个第三开口30，每个第三开口30对应一个第三子像素和一个第四子像素，
第四电路上的第一子像素、第二子像素和第三子像素叠加形成第四子像素。
附图所示的掩膜板开口中的第四子像素，是指对应第四子像素的位置， 而不是通过某个掩膜板直接形成第四子像素。附图所示的掩膜板边缘的独立的子像素可以是对应开口的部分区域，也可以是单独设置的开口区域。
本实施例通过三次掩膜工艺分别形成第一子像素、第二子像素和第三子像素，并在形成每个子像素的同时在第四电路之上分别形成第一子像素、第二子像素和第三子像素，最终在第四电路上叠加得到第四子像素。
由于掩膜板的每个开口对应两个子像素区域，相对于现有技术中掩膜板的开口对应一个子像素区域，掩膜板的开口面积较大，可以降低受到外力或磁场而发生形变的程度，从而可以提高形成子像素的精度，提高制作良率。
根据本发明的实施例，待形成的显示基板中的每个像素包括沿第一方向(例如横向)排列的第一子像素、第二子像素、第三子像素和第四子像素。
第一开口10对应的第四子像素(即第一开口10左侧的子像素)属于第一像素，对应的第一子像素(即第一开口10右侧的子像素)属于与第一像素相邻、且在第一像素沿第一方向(例如横向)上一侧的第二像素。
第二开口20对应的第四子像素(即第二开口20上侧的子像素)属于第一像素，对应的第二子像素(即第二开口20下侧的子像素)属于与第一像素相邻、且在第一像素沿第二方向(例如纵向)上一侧或另一侧的第三像素，第一方向与第二方向垂直。
第三开口30对应的第三子像素(即第三开口30左侧的子像素)和第四子像素(即第三开口30右侧的子像素)属于第一像素。
本实施例中的第一方向可以是横向或纵向，那么相应的第二方向为纵向或横向，以下实施例主要以第一方向为横向，第二方向为纵向为例进行说明。
如图6所示，对于第一像素中的第四子像素，在叠加区域分别通过第一开口10、第二开口20和第三开口30来形成其中部分颜色。在此过程中，在形成第四子像素中第一子像素颜色时，可以同时形成第一像素同一行中右侧像素(即第二像素)的第一子像素；在形成第四子像素中第二子像素颜色时，可以同时形成第一像素上一行或下一行中像素(即第三像素)的第二子像素；在形成第四子像素中第三子像素颜色时，可以同时形成第一像素中的第三子像素，从而完整形成显示基板中每个像素的子像素。
根据本发明的实施例，多个第二开口20沿第二方向设置，相邻两个第二开口20中的第一第二开口20对应的第四子像素位于第二子像素沿第二方向的一侧，第二第二开口20对应的第四子像素位于第一第二开口20对应的第二子像素沿第二方向的另一侧。
根据上述实施例，可以使得相邻行中的相邻像素错位排列，例如图6中的第一像素和第三像素，错位距离为两个子像素，从而保证第二开口20能够在每个像素的第四电路之上形成作为第四子像素一部分的第二子像素，进而与第一开口10和第三开口30良好地配合。
根据本发明的实施例，第一子像素、第二子像素、第三子像素和第四子像素为矩形，并且第一开口10、第二开口20和第三开口30为矩形。
根据本发明的实施例可以保证第二像素的第一子像素位于第一像素的第四子像素正右方，第三像素的第二子像素位于第一像素的第四子像素正下方或正上方，第一像素的第三子像素位于第一像素的第四子像素的正左方，从而形成标准排列的像素区域，
根据本发明的实施例，第一像素中相邻的子像素相距预设距离，第二像素中的第一子像素与第一像素中的第四子像素相距预设距离，第三像素中的第二子像素与第一像素中的第四子像素相距预设距离，此时第一开口 10还对应第一像素的第四子像素和第二像素的第一子像素之间的区域，相应的第一掩膜板如图7所示，第二开口20还对应第一像素的第四子像素和第三像素的第二子像素之间的区域，相应的第二掩膜板如图8所示，第三开口30还对应第一像素的第三子像素和第四子像素之间的区域，相应的第三掩膜板如图9所示。
通过将相邻的子像素设置为相距预设距离，可以使得第一开口10除了对应第一子像素和第四子像素，还对应第一子像素和第四子像素之间的区域，第二开口20除了对应第二子像素和第四子像素，还对应第二子像素和第四子像素之间的区域，第三开口30除了对应第三子像素和第四子像素，还对应第三子像素和第四子像素之间的区域，从而进一步提高掩膜板开口的面积，从而进一步提高形成子像素的精度。通过本实施例中的三个掩膜板形成的显示基板如图10所示。
根据本发明的实施例，第一子像素为红色子像素，第二子像素为绿色子像素，第三子像素为蓝色子像素，第四子像素为白色子像素。通过红色子像素、绿色子像素以及蓝色子像素的混合，可以形成具有白色子像素的像素结构，由于白色子像素透光度较高，因此可以提高发光亮度。值得注意的是，第一子像素、第二子像素以及第三子像素与红色子像素、绿色子像素以及蓝色子像素之间的对应关系并非仅限于此。
上述流程所采用的形成工艺例如可包括：沉积、溅射等成膜工艺和刻蚀等构图工艺。
根据本发明的实施例，还提出了一种显示基板制作系统，包括：
电路形成单元，用于形成第一电路、第二电路、第三电路和第四电路，以分别驱动第一子像素、第二子像素、第三子像素和第四子像素；
第一掩膜板，包括多个第一开口，每个第一开口对应一个第一子像素 和一个第四子像素，用于在第一电路和第四电路之上形成第一子像素；
第二掩膜板，包括多个第二开口，每个第二开口对应一个第二子像素和一个第四子像素，用于在第二电路和第四电路之上形成第二子像素；
第三掩膜板，包括多个第三开口，每个第三开口对应一个第三子像素和一个第四子像素，用于在第三电路和第四电路之上形成第三子像素，
第四电路上的第一子像素、第二子像素和第三子像素叠加形成第四子像素。
根据本发明的实施例，待形成的显示基板中的每个像素包括沿第一方向依次排列的第一子像素、第二子像素、第三子像素和第四子像素，则第一开口对应的第四子像素属于第一像素，第一开口对应的第一子像素属于与第一像素相邻、且在第一像素沿第一方向上一侧的第二像素；第二开口对应的第四子像素属于第一像素，对应的第二子像素属于与第一像素相邻、且在第一像素沿第二方向的一侧或另一侧的第三像素，第一方向与第二方向垂直；第三开口对应的第三子像素和第四子像素属于第一像素。
根据本发明的实施例，多个第二开口沿第二方向设置，相邻两个第二开口中的第一第二开口对应的第四子像素位于第二子像素沿第二方向的一侧，第二第二开口对应的第四子像素位于第一第二开口对应的第二子像素沿第二方向的另一侧。
根据本发明的实施例，第一子像素、第二子像素、第三子像素和第四子像素为矩形，并且第一开口、第二开口和第三开口为矩形。
根据本发明的实施例，第一像素中相邻的子像素相距预设距离，例如第一像素中的第三子像素和第四子像素相距预设距离，并且相邻像素中相邻子像素相距预设距离，例如第二像素中的第一子像素与第一像素中的第四子像素相距预设距离；第三像素中的第二子像素与第一像素中的第四子 像素相距预设距离，则第一开口还对应第一像素的第四子像素和第二像素的第一子像素之间的区域，第二开口还对应第一像素的第四子像素和第三像素的第二子像素之间的区域，第三开口还对应第一像素的第三子像素和第四子像素之间的区域。
根据本发明的实施例，还提出了一种显示基板，包括多个像素，每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
其中，第一像素中的第四子像素，和与第一像素相邻、且位于第一像素沿第一方向上一侧的第二像素中的第一子像素相邻，
第一像素中的第四子像素，和与第一像素相邻、且位于第一像素沿第二方向的一侧或另一侧的第三像素中的第二子像素相邻，所述第一方向与所述第二方向垂直，以及
第一像素中的第四子像素，和第一像素中的第三子像素相邻。
根据本发明的实施例，第一子像素、第二子像素、第三子像素和第四子像素为矩形。
根据本发明的实施例，第一像素中相邻的子像素相距预设距离，第二像素中的第一子像素与第一像素中的第四子像素相距预设距离，并且第三像素中的第二子像素与第一像素中的第四子像素相距预设距离。
根据本发明的实施例，还提出了一种显示装置，包括上述任一项中的显示基板。
需要说明的是，本实施例中的显示装置可以为：电子纸、手机、平板电脑、电视机、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
在本发明中，术语“第一”、“第二”、“第三”和“第四”仅用于描述 目的，而不能理解为指示或暗示相对重要性。术语“多个”指两个或两个以上，除非另有明确的限定。
以上所述，仅为本发明的具体实施方式，但本发明的保护范围并不局限于此，任何熟悉本技术领域的技术人员在本发明揭露的技术范围内，可轻易想到变化或替换，都应涵盖在本发明的保护范围之内。因此，本发明的保护范围应以所述权利要求的保护范围为准。

Claims (17)

  1. 一种显示基板制作方法，包括：
    形成第一电路、第二电路、第三电路和第四电路，分别用于驱动第一子像素、第二子像素、第三子像素和第四子像素；
    通过第一掩膜板在所述第一电路和所述第四电路之上形成第一子像素，其中，所述第一掩膜板包括多个第一开口，每个第一开口对应一个第一子像素和一个第四子像素；
    通过第二掩膜板在所述第二电路和所述第四电路之上形成第二子像素，其中，所述第二掩膜板包括多个第二开口，每个第二开口对应一个第二子像素和一个第四子像素；
    通过第三掩膜板在所述第三电路和所述第四电路之上形成第三子像素，其中，所述第三掩膜板包括多个第三开口，每个第三开口对应一个第三子像素和一个第四子像素，
    所述第四电路上的第一子像素、第二子像素和第三子像素叠加形成第四子像素。
  2. 根据权利要求1所述的显示基板制作方法，其中，待形成的显示基板中的每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
    所述第一开口对应的第四子像素属于第一像素，所述第一开口对应的第一子像素属于与所述第一像素相邻、且在所述第一像素沿第一方向上一侧的第二像素；
    所述第二开口对应的第四子像素属于所述第一像素，所述第二开口对应的第二子像素属于与所述第一像素相邻、且在所述第一像素沿第二方向的一侧或另一侧的第三像素，所述第一方向与所述第二方向垂直；以及
    所述第三开口对应的第三子像素和第四子像素属于所述第一像素。
  3. 根据权利要求2所述的显示基板制作方法，其中，所述多个第二开口沿所述第二方向设置，相邻两个第二开口中的第一个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的一侧，第二个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的另一侧。
  4. 根据权利要求3所述的显示基板制作方法，其中，所述第一子像素、第二子像素、第三子像素和第四子像素为矩形，并且所述第一开口、第二开口和第三开口为矩形。
  5. 根据权利要求2-4任一所述的显示基板制作方法，其中，所述第一像素中相邻的子像素相距预设距离，所述第二像素中的第一子像素与所述第一像素中的第四子像素相距所述预设距离，以及所述第三像素中的第二子像素与所述第一像素中的第四子像素相距所述预设距离。
  6. 根据权利要求5所述的显示基板制作方法，其中，所述第一开口还对应所述第一像素的第四子像素和所述第二像素的第一子像素之间的区域，
    所述第二开口还对应所述第一像素的第四子像素和所述第三像素的第二子像素之间的区域，以及
    所述第三开口还对应所述第一像素的第三子像素和第四子像素之间的区域。
  7. 根据权利要求1-6中任一所述的显示基板制作方法，其中，所述第一子像素为红色子像素，所述第二子像素为绿色子像素，所述第三子像素为蓝色子像素，所述第四子像素为白色子像素。
  8. 一种显示基板制作系统，包括：
    电路形成单元，用于形成第一电路、第二电路、第三电路和第四电路，以分别驱动第一子像素、第二子像素、第三子像素和第四子像素；
    第一掩膜板，包括多个第一开口，每个第一开口对应一个第一子像素和一个第四子像素，用于在所述第一电路和所述第四电路之上形成第一子像素；
    第二掩膜板，包括多个第二开口，每个第二开口对应一个第二子像素和一个第四子像素，用于在所述第二电路和所述第四电路之上形成第二子像素；
    第三掩膜板，包括多个第三开口，每个第三开口对应一个第三子像素和一个第四子像素，用于在所述第三电路和所述第四电路之上形成第三子像素，
    所述第四电路上的第一子像素、第二子像素和第三子像素叠加形成第四子像素。
  9. 根据权利要求8所述的显示基板制作系统，其中，待形成的显示基板中的每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
    所述第一开口对应的第四子像素属于第一像素，所述第一开口对应的第一子像素属于与所述第一像素相邻、且在所述第一像素沿第一方向上一侧的第二像素；
    所述第二开口对应的第四子像素属于所述第一像素，所述第二开口对应的第二子像素属于与所述第一像素相邻、且在所述第一像素沿第二方向的一侧或另一侧的第三像素，所述第一方向与所述第二方向垂直；以及
    所述第三开口对应的第三子像素和第四子像素属于所述第一像素。
  10. 根据权利要求9所述的显示基板制作系统，其中，所述多个第二 开口沿所述第二方向设置，相邻两个第二开口中的第一个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的一侧，第二个第二开口对应的第四子像素位于第一个第二开口对应的第二子像素沿第二方向的另一侧。
  11. 根据权利要求10所述的显示基板制作系统，其中，所述第一子像素、第二子像素、第三子像素和第四子像素为矩形，并且所述第一开口、第二开口和第三开口为矩形。
  12. 根据权利要求9-11任一所述的显示基板制作系统，其中，所述第一像素中相邻的子像素相距预设距离，
    所述第二像素中的第一子像素与所述第一像素中的第四子像素相距所述预设距离，以及
    所述第三像素中的第二子像素与所述第一像素中的第四子像素相距所述预设距离。
  13. 根据权利要求12所述的显示基板制作系统，其中，所述第一开口还对应所述第一像素的第四子像素和所述第二像素的第一子像素之间的区域，
    所述第二开口还对应所述第一像素的第四子像素和所述第三像素的第二子像素之间的区域，以及
    所述第三开口还对应所述第一像素的第三子像素和第四子像素之间的区域。
  14. 一种显示基板，包括多个像素，每个像素包括沿第一方向排列的第一子像素、第二子像素、第三子像素和第四子像素，
    其中，第一像素中的第四子像素，和与所述第一像素相邻、且位于所述第一像素沿第一方向上一侧的第二像素中的第一子像素相邻；
    第一像素中的第四子像素，和与所述第一像素相邻、且位于所述第一像素沿第二方向的一侧或另一侧的第三像素中的第二子像素相邻，所述第一方向与所述第二方向垂直；以及
    第一像素中的第四子像素，和所述第一像素中的第三子像素相邻。
  15. 根据权利要求14所述的显示基板，其中，所述第一子像素、第二子像素、第三子像素和第四子像素为矩形。
  16. 根据权利要求14或者15所述的显示基板，其中，所述第一像素中相邻的子像素相距预设距离，
    所述第二像素中的第一子像素与所述第一像素中的第四子像素相距所述预设距离，以及
    所述第三像素中的第二子像素与所述第一像素中的第四子像素相距所述预设距离。
  17. 一种显示装置，其中，包括权利要求14-16中任一所述的显示基板。
PCT/CN2016/078316 2015-06-23 2016-04-01 显示基板及其制作方法以及显示基板制作系统和显示装置 Ceased WO2016206435A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/511,309 US9905762B2 (en) 2015-06-23 2016-04-01 Display substrate and fabricating method thereof, and system for fabricating display substrate and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510350381.0 2015-06-23
CN201510350381.0A CN104898369B (zh) 2015-06-23 2015-06-23 显示基板及其制作方法以及显示基板制作系统和显示装置

Publications (1)

Publication Number Publication Date
WO2016206435A1 true WO2016206435A1 (zh) 2016-12-29

Family

ID=54031102

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/078316 Ceased WO2016206435A1 (zh) 2015-06-23 2016-04-01 显示基板及其制作方法以及显示基板制作系统和显示装置

Country Status (3)

Country Link
US (1) US9905762B2 (zh)
CN (1) CN104898369B (zh)
WO (1) WO2016206435A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104861958B (zh) * 2015-05-14 2017-02-15 北京理工大学 一种钙钛矿/聚合物复合发光材料及其制备方法
CN104898369B (zh) 2015-06-23 2019-05-17 京东方科技集团股份有限公司 显示基板及其制作方法以及显示基板制作系统和显示装置
CN105789254B (zh) * 2016-01-27 2018-04-27 深圳市华星光电技术有限公司 Amoled像素结构及amoled发光层制作方法
CN106571428B (zh) * 2016-10-14 2019-02-01 武汉华星光电技术有限公司 Rgbw四色oled显示元件的制备方法
CN106652909A (zh) * 2017-02-27 2017-05-10 昆山国显光电有限公司 像素结构及显示装置
CN109994509B (zh) * 2018-01-02 2025-01-03 京东方科技集团股份有限公司 一种像素排布结构及相关装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100026173A1 (en) * 2008-08-04 2010-02-04 Samsung Mobile Display Co., Ltd. Method of depositing light emitting layer of organic el device, method of manufacturing organic el device, and organic el device manufactured by the method
KR20120052716A (ko) * 2010-11-16 2012-05-24 엘지디스플레이 주식회사 표시장치 제작용 마스크와 이를 이용한 표시장치의 제조방법
US20130050864A1 (en) * 2011-08-23 2013-02-28 Chunghwa Picture Tubes, Ltd. Color Filter and Manufacturing Method Thereof
CN104617129A (zh) * 2015-02-05 2015-05-13 京东方科技集团股份有限公司 一种显示面板、掩模板和显示装置
CN104898369A (zh) * 2015-06-23 2015-09-09 京东方科技集团股份有限公司 显示基板及其制作方法以及显示基板制作系统和显示装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5300866B2 (ja) * 2008-12-10 2013-09-25 シャープ株式会社 液晶表示装置
CN103792725B (zh) * 2014-01-29 2016-08-17 合肥鑫晟光电科技有限公司 显示基板和显示装置
CN103792723B (zh) * 2014-01-29 2017-04-26 合肥鑫晟光电科技有限公司 显示基板及其制造方法、驱动方法和显示装置
CN103792724B (zh) * 2014-01-29 2016-05-11 合肥鑫晟光电科技有限公司 显示基板和显示装置
CN104319283B (zh) * 2014-10-27 2016-03-02 京东方科技集团股份有限公司 一种有机电致发光显示器件、其驱动方法及显示装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100026173A1 (en) * 2008-08-04 2010-02-04 Samsung Mobile Display Co., Ltd. Method of depositing light emitting layer of organic el device, method of manufacturing organic el device, and organic el device manufactured by the method
KR20120052716A (ko) * 2010-11-16 2012-05-24 엘지디스플레이 주식회사 표시장치 제작용 마스크와 이를 이용한 표시장치의 제조방법
US20130050864A1 (en) * 2011-08-23 2013-02-28 Chunghwa Picture Tubes, Ltd. Color Filter and Manufacturing Method Thereof
CN104617129A (zh) * 2015-02-05 2015-05-13 京东方科技集团股份有限公司 一种显示面板、掩模板和显示装置
CN104898369A (zh) * 2015-06-23 2015-09-09 京东方科技集团股份有限公司 显示基板及其制作方法以及显示基板制作系统和显示装置

Also Published As

Publication number Publication date
US20170288142A1 (en) 2017-10-05
CN104898369A (zh) 2015-09-09
CN104898369B (zh) 2019-05-17
US9905762B2 (en) 2018-02-27

Similar Documents

Publication Publication Date Title
US11568794B2 (en) Pixel arrangement structure, metal mask, and display device
CN104916661B (zh) 像素结构、掩膜板、有机电致发光显示面板及显示装置
TWI585968B (zh) 顯示裝置
US9697760B2 (en) Pixel structure and display method thereof, and display device
US11545527B2 (en) Pixel arrangement structure, high-precision metal mask, and display apparatus with hexagon pixel arrangement
WO2016206435A1 (zh) 显示基板及其制作方法以及显示基板制作系统和显示装置
CN109994505A (zh) 一种像素排布结构及相关装置
CN106373982B (zh) 显示基板及其制作方法、以及显示装置
EP3187937B1 (en) Mask plate, mask plate assembly and use of mask plate assembly for pixel manufacturing
WO2021082369A1 (zh) 显示面板及显示装置
WO2014173063A1 (zh) 显示基板及显示装置
CN109487206B (zh) 掩膜版及采用该掩膜版的掩膜装置
WO2017117999A1 (zh) 金属掩模板及其制作方法
WO2016050012A1 (zh) 阵列基板、掩膜板和显示装置
CN108321178B (zh) 像素结构、掩膜板及显示装置
WO2016127560A1 (zh) 一种有机发光二极管阵列基板及其制作方法、显示装置
US20200136081A1 (en) Electrode exhaust structure, electrode, display panel and manufacturing method therefor, and display apparatus
WO2021016945A1 (zh) 显示基板和显示装置
WO2014127586A1 (zh) 双视场显示基板和显示装置
JP2010116591A (ja) 蒸着装置及び有機ｅｌ表示装置の製造方法
CN114761605A (zh) 掩膜板及其制备方法、显示面板及其制备方法、显示装置
CN104464539B (zh) 一种像素结构、显示基板及显示装置
WO2019196798A1 (zh) 像素界定层、像素结构、显示面板及显示装置
CN105655504A (zh) 一种有机电致发光器件及其制备方法和显示面板
CN108447892A (zh) 像素结构、掩模板及oled显示基板

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16813551

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 15511309

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16813551

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16813551

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 22.08.2018)