WO2016106908A1 - Procédé et système de synchronisation d'horloges dans un réseau sdh - Google Patents

Procédé et système de synchronisation d'horloges dans un réseau sdh Download PDF

Info

Publication number
WO2016106908A1
WO2016106908A1 PCT/CN2015/071528 CN2015071528W WO2016106908A1 WO 2016106908 A1 WO2016106908 A1 WO 2016106908A1 CN 2015071528 W CN2015071528 W CN 2015071528W WO 2016106908 A1 WO2016106908 A1 WO 2016106908A1
Authority
WO
WIPO (PCT)
Prior art keywords
clock device
master
slave
slave clock
delay
Prior art date
Application number
PCT/CN2015/071528
Other languages
English (en)
Chinese (zh)
Inventor
王立文
Original Assignee
北京东土科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 北京东土科技股份有限公司 filed Critical 北京东土科技股份有限公司
Publication of WO2016106908A1 publication Critical patent/WO2016106908A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements

Definitions

  • the present invention relates to the field of industrial Ethernet technologies, and in particular, to a clock synchronization method and system in a Synchronous Digital Hierarchy (SDH) network.
  • SDH Synchronous Digital Hierarchy
  • FIG. 1 is a schematic diagram of the structure of the PTP clock synchronization in the current SDH network.
  • both the master clock device and the slave clock device are connected to the GPS antenna, because both the master clock device and the slave clock device are at this time. It is communicating with the GPS satellite, so the master clock device and the slave clock device are synchronized at this time.
  • the master clock device continuously sends the synchronization packet to the slave clock device, and receives the synchronization packet from the clock device.
  • the link delay of the master clock device to the slave clock device is determined according to the sending and receiving time stamp. The Delay is saved as the inherent link delay of the master clock device to the slave clock device.
  • the deviation from the master clock device is determined by comparison with the saved Delay, thereby realizing the timing.
  • the primary clock device fails, or the clock device itself has a problem.
  • the previously measured Delay will lose its meaning.
  • the slave clock device cannot determine whether it needs to adjust the clock at this time. As a result, the slave clock device fails.
  • the existing PTP network Although there are multiple master clock devices in the existing PTP network, only one of them is the master clock device at a time, and the other is the standby master clock device. As the standby master clock device, before it is upgraded to the master clock device, The PTP synchronization packet is not sent out. The existence of the standby primary clock device cannot be used to time the slave clock device when the link changes. Therefore, the existing clock timing method in the SDH network has certain drawbacks, and the accurate timing of the slave clock device cannot be guaranteed.
  • the present invention has been made in order to provide a clock synchronization method and system in an SDH network that overcomes the above problems or at least partially solves the above problems.
  • An embodiment of the present invention provides a clock synchronization method in an SDH network, where a clock device establishes a time channel with a master clock device in at least three SDH paths, and the method includes:
  • the slave clock device determines the master-slave clock offset value offset0 between the master master clock device and itself according to the PTP synchronization message transmitted between the primary clock device and the saved primary master clock device to its own delay Delay0;
  • the timing is performed according to the master-slave clock offset value saved for the master master clock device;
  • the method further includes:
  • the corresponding master clock device is updated for its corresponding delay.
  • the method further includes:
  • the active primary clock device determines the delay of the slave clock device and itself according to the PTP packet transmitted between the slave clock device and the slave clock device;
  • the notification information of the link change is sent to the slave clock device.
  • the method in the embodiment of the present invention further includes:
  • the active primary clock device determines the delay between each slave clock device and itself according to the PTP message transmitted multiple times with the slave clock device;
  • the primary master clock device stops transmitting notification information to the slave clock device and updates its corresponding for the slave clock device Delay.
  • the determining the master-slave clock offset value package between the other standby master clock devices and themselves include:
  • the slave clock device sequentially determines the master-slave clock offset value between each slave master clock device and itself according to the priority of each master clock device according to the priority of each master clock device determined according to the BMC algorithm.
  • An embodiment of the present invention provides a clock synchronization system in an SDH network, where the system includes: a slave clock device and a master clock device when the slave clock is paired through different time channels;
  • the slave clock device is configured to determine a master-slave clock offset value between the master master clock device and itself according to the PTP synchronization message transmitted between the primary clock device and the saved primary master clock device to its own delay Delay0. Offset0; determining whether the master-slave clock offset value offset0 is within a set first threshold range; when it is within the set first threshold range, according to the master-slave clock offset value saved for the master master clock device Performing the counterclockwise; otherwise, determining the master-slave clock offset value between the other standby master clock device and itself, and determining that the master-slave clock bias value is within the set first threshold range, according to the saved for the standby master clock device The master-slave clock bias value is timed;
  • Each master clock device is configured to perform PTP synchronization packet transmission with the slave clock device.
  • the entire timing process can be detected as the standby master clock when the original master clock device is restored, and the slave clock device is also used for multiple times with the master master clock device. Transmitting a PTP synchronization message; determining, according to the plurality of PTP synchronization messages, a delay each time the primary master clock device and itself are; when the absolute value of the difference of the preset preset number of delays is at a set delay When the threshold is within the range, the corresponding primary clock device is updated for its corresponding delay.
  • the master clock device is further configured to determine the delay of the slave clock device and itself according to the PTP packet transmitted between the slave clock device and the time delay for detecting the fault of the slave device. Whether the difference between the delay and the saved delay between the slave clock device and itself is within a set second threshold range; when the difference exceeds the set second threshold range, the difference is sent to the slave clock device Notification information for link changes.
  • the master clock device is further configured to determine a delay between each slave clock device and itself according to a PTP message transmitted multiple times with the slave clock device; When the difference between the set times delay is within the set third threshold range, the primary master clock device stops transmitting the notification information to the slave clock device and updates its corresponding delay for the slave clock device.
  • the slave clock device is specifically configured to determine, according to the priority of each master clock device based on the BMC algorithm, the priority of each standby master clock device, and sequentially determine each spare master clock according to the priority of each master clock device.
  • the embodiment of the invention provides a clock synchronization method and system in an SDH network, in which a clock channel is established from a clock device and a master clock device in at least three SDH paths, and the slave clock device is based on the current master. Transmitting a PTP synchronization message between the clock devices, and saving the time delay Delay0 of the primary master clock device to its own, determining Determining whether the master-slave clock offset value offset0 is within a set first threshold range, and when the master-slave clock offset value offset0 is within a set first threshold range, according to Performing a check for the primary master clock device to save, otherwise, determining a master-slave clock offset value between the other slave master clock device and itself, and determining that the master-slave clock offset value is within the set first threshold range, The timing is based on the master-slave clock offset value saved for the alternate master clock device.
  • the clock device establishes a time channel simultaneously with the master clock device in the plurality of different SDH paths, and the delay and the master-slave clock of the master clock device to itself are saved for each master clock device.
  • the deviation value so in the process of the time, it can determine whether the current timing process is accurate according to the currently calculated master-slave clock deviation value, thereby determining whether the time channel and the master clock device are faulty, and when there is a problem in the time alignment It is also possible to use other alternate master clocks in time to ensure the accuracy of the time.
  • FIG. 1 is a schematic structural diagram of a PTP clock synchronization in an SDH network
  • FIG. 2 is a structural diagram of establishing a time channel of a slave clock device and multiple master clock devices according to an embodiment of the present disclosure
  • FIG. 3 is a schematic diagram of a clock synchronization process in an SDH network according to an embodiment of the present invention.
  • FIG. 5 is a schematic structural diagram of a clock synchronization system in an SDH network according to an embodiment of the present invention.
  • the embodiment of the invention provides a clock synchronization method and system in an SDH network.
  • the slave clock device in order to achieve accurate timing of the slave clock device, establishes a time channel with the master clock device in at least three SDH paths, as shown in FIG. 2, the slave clock device and the plurality of masters.
  • the clock device establishes a structure diagram of the time channel. As shown in FIG. 2, the slave clock device establishes a time channel with three master clock devices that travel different SDH network paths.
  • the slave clock device and the three master clock devices are connected with a GPS antenna. Since the master clock device and the slave clock device both communicate with the GPS satellite, the master clock device and the slave clock device are Synchronous.
  • the three master clock devices send PTP synchronization packets to the slave clock device through their corresponding time channels. After a period of time, the slave clock device learns the delay of the link between the master clock devices and the master clock device.
  • the individual delays are saved locally for each master clock device. Specifically, as shown in FIG. 2, a delay Delay0 between the slave clock device and the master master clock device is saved, and the first standby master clock device and the second standby master clock device are respectively saved The delay between Delay1 and Delay2.
  • the slave clock device determines the master between each master clock device and itself according to the delay of each master clock device recorded for each master clock device and itself.
  • the master clock device and the slave clock device are connected with a GPS antenna, that is, the master clock device and the slave clock device are synchronized, so the master-slave clock offset value offset is 0 at this time.
  • the master clock is determined based on the BMC algorithm for the multiple master clock devices in the embodiment of the present invention, because the slave clock device establishes a time channel with the master clock device at the same time. Priority of the device. The master clock device with the highest priority is used as the master clock device. The master clock devices of other priorities are used as the backup master clock device. The priority of each standby master clock device is recorded for subsequent operations. Used for all time.
  • each master clock device transmits between the slave clock device and the slave clock device.
  • PTP synchronization message determining the link delay from the clock device to itself, and each master clock device records the determined delay of the slave clock device to itself, for example, for the primary master clock device, determining the slave clock
  • the delay of the device to itself is recorded locally as Delay_sm0.
  • the first standby master clock device determines the delay from the clock to itself.
  • the delay is locally recorded as Delay_sm1, and the corresponding second standby master clock device
  • the delay in locally recording the slave clock device to itself is Delay_sm2.
  • FIG. 3 is a schematic diagram of a clock synchronization process in an SDH network according to an embodiment of the present invention, where the process includes the following steps:
  • the slave clock device synchronizes the packet according to the PTP transmitted between the master clock device and the saved master master clock.
  • the delay Delay0 of the device to the slave clock device determines the master-slave clock offset value offset0 between the master master clock device and itself.
  • only one primary clock device is used at a certain time, and other master clock devices that establish a time channel with the slave clock device are standby master clock devices.
  • both the primary master clock device and the standby master clock device perform PTP synchronization packet transmission with the slave clock device.
  • the delay so the slave clock device can determine the master-slave clock offset value offset from each master clock device according to the sync synchronization message in the PTP synchronization message transmitted between each master clock device.
  • step S302 Determine whether the master-slave clock offset value offset0 is within the set first threshold range. If the determination result is yes, proceed to step S303; otherwise, proceed to step S304.
  • the slave clock device stores a master-slave clock offset value for the master clock device for each master clock device.
  • the master-slave clock device has its own master-slave clock offset value
  • the first slave master clock device has its own master-slave clock offset value
  • the second slave master clock device and itself.
  • the master-slave clock bias value Since the master-slave clock offset value is measured at the time when the master-slave clock device is connected to the GPS antenna, each of the master-slave clock offset values stored in the slave clock device is zero.
  • S303 Perform timing according to the master-slave clock offset value saved for the master master clock device.
  • the master-slave clock offset value is saved for the master master clock device, the master-slave clock offset value is The offset between the primary master clock device and the slave clock device.
  • S304 Determine a master-slave clock offset value between the other standby master clock device and itself, and determine that the master-slave clock offset value is within a set first threshold range, according to the master slave clock saved for the standby master clock device The deviation value is timed.
  • the clock device establishes a time channel with the master clock device in at least three SDH paths at the same time.
  • the priorities of the three master clock devices are respectively used as the master clock device.
  • each master clock device transmits a PTP synchronization message to and from the slave clock device. Therefore, the slave clock device can separately synchronize with the master master clock device according to the saved delay time of each master clock device to itself.
  • Each standby master The clock device determines the master-slave clock offset value offset of the master clock device to itself. For example, as shown in FIG. 2, the master-slave clock device determined from the clock device has a master-slave clock offset value of offset0, and the master-slave clock offset value between the first slave master clock device and the slave clock device is offset1. The master-slave clock offset value between the second standby master clock device and the slave clock device is offset2.
  • the time channel is normal, the master clock device and the slave clock device are both normal, and can be timed according to the master master clock device.
  • the time-dependent deviation between the master master clock device and the master-slave clock is saved.
  • the offset 0 exceeds the set first threshold range, it indicates that the time channel between the primary master clock device and the slave clock device is faulty, or the master master clock device is faulty, or the slave clock device is faulty, and is implemented in the present invention.
  • the slave clock device performs time alignment with other standby master clock devices.
  • the priority of each primary clock device is determined according to the BMC algorithm, so the highest priority is selected in the standby primary clock device, as shown in FIG. 2, the first standby primary clock. If the priority of the device is higher than that of the second standby primary clock device, it is determined from the clock device whether it can be timed with the first standby primary clock device.
  • the slave clock device makes a judgment, according to the saved delay of the standby master clock device to itself, the master-slave clock deviation value between the slave master clock device and itself is determined, and it is determined whether the determined master-slave clock offset value is set.
  • the time is determined according to the master-slave clock offset value saved for the standby master clock device; otherwise, the next step is selected.
  • the standby primary clock device of the priority determines whether the standby primary clock device of the next priority is used for the time synchronization until the standby primary clock device that meets the condition is selected for the time synchronization.
  • each standby master clock device it is sequentially determined whether the value of the master-slave clock deviation of each of the standby master clock devices and the slave clock device is within a set first threshold range, when a certain standby master
  • the standby master clock device is used for the time alignment.
  • the time channel corresponding to the master master clock device is faulty, or the master device is used.
  • the master clock device is faulty; when the master-slave clock deviation values of all the master clock devices and the slave clock device exceed the set first threshold range, it is likely that the slave clock has failed, and of course, each pair is not excluded.
  • the time channel has failed, or every master clock device has failed.
  • the clock device establishes a time channel simultaneously with the master clock device in the plurality of different SDH paths, and the delay and the master-slave clock of the master clock device to itself are saved for each master clock device.
  • Deviation value so in the process of the time, it can be determined according to the current calculated master-slave clock deviation value to determine whether the current timing process is Accurate to determine whether the time channel and the master clock device are faulty, and when other problems occur, the other standby master clocks can be used in time to ensure the accuracy of the time.
  • the slave clock device in order to implement an accurate pairing of the slave clock device in the SDH network, the slave clock device simultaneously establishes a time channel with the master clock device in at least three SDH paths, and each host is determined by the BMC algorithm. The priority of the clock device.
  • the slave clock device transmits a PTP synchronization message to each master clock device, and the slave clock device determines the delay delay of each master clock device and itself, and locally targets Each master clock device saves the delay, determines the master-slave clock offset value between each master clock device and itself according to the determined delay, and saves the master-slave clock offset value for each master clock device.
  • each master clock device Since the master and slave clock devices are connected to the GPS antenna, the master-slave clock offset value saved for each master clock device is zero. Moreover, each master clock device also determines the delay delay_sm of the slave clock device and itself, and the delay determined by each master clock device is stored locally.
  • each master clock device After the master clock device is removed from the GPS connected to the slave clock device, each master clock device sends a sync message to the slave clock device. After receiving the sync message sent by each master clock device, the slave clock device The delay delay saved by the master clock device determines the master-slave clock offset value offset of itself and each master clock device. The PVR synchronization packet transmitted between the secondary clock device and the active primary clock device is synchronized with the primary master clock device. Used to monitor the timing process.
  • the slave clock device determines the master-slave clock offset value of each master clock device to itself, it is determined whether the master master clock device to its own master-slave clock offset value offset0 is within the set first threshold range.
  • the offset0 is within the set first threshold range, it indicates that the time channel between the primary master clock device and the slave clock device is normal, and the master master clock device and the slave clock device are both normal, according to the master owner.
  • the clock device is timed. In order to ensure the accuracy of the time according to the master master clock device, the time-dependent deviation between the master master clock device and the master-slave clock is saved.
  • the offset 0 exceeds the set first threshold range, it indicates that the time channel between the primary master clock device and the slave clock device is faulty, or the master master clock device is faulty, or the slave clock device is faulty, and is implemented in the present invention.
  • the slave clock device performs time alignment with other standby master clock devices. Downgrading the primary master clock device to the alternate primary clock device
  • the priority of each primary clock device is determined according to the BMC algorithm, so the highest priority is selected in the standby primary clock device, as shown in FIG. 2, the first standby primary clock. If the priority of the device is higher than that of the second standby primary clock device, it is determined from the clock device whether it can be timed with the first standby primary clock device. When the slave clock device makes a judgment, it determines the backup according to the saved delay of the standby master clock device to itself.
  • Determining the master-slave clock deviation value between the master clock device and itself determining whether the master-slave clock bias value is within a set first threshold range, and when the master-slave clock bias value is within a set first threshold range, according to The master-slave clock offset value saved by the standby master clock device is matched. Otherwise, the standby master clock device of the next priority is selected to determine whether to use the next-priority standby master clock device for timing, until selection The time is up to the alternate primary clock device that meets the conditions.
  • the standby master clock device is upgraded to the master clock device, and the subsequent slave clock device is timed with the upgraded standby master clock device.
  • the slave clock device After the primary master clock device is degraded to the standby master clock device, the slave clock device still performs the PTP synchronization packet transmission with the degraded primary master clock device.
  • the method further includes:
  • the corresponding master clock device is updated for its corresponding delay.
  • Delay Delay0' is saved when a constant value does not change, then Delay0' is saved instead of the original Delay0.
  • FIG. 4 is a detailed process of clock synchronization in an SDH network according to an embodiment of the present invention, where the process includes the following steps:
  • the slave clock device determines a master-slave clock deviation between the master master clock device and itself according to the PTP synchronization message transmitted between the primary clock device and the saved delay time from the primary master clock device to the slave clock device.
  • the value is offset0.
  • step S402 Determine whether the master-slave clock offset value offset0 is within the set first threshold range. When the determination result is yes, proceed to step S403; otherwise, proceed to step S404.
  • step S403 Perform timing according to the master-slave clock offset value saved for the master master clock device. Then, step S405 is performed.
  • S404 Downgrade the primary master clock device to an alternate master clock device. Determining the master-slave clock offset value between the other standby master clock device and itself, and determining that the master-slave clock offset value is within the set first threshold range, according to the master-slave clock offset value saved for the standby master clock device Make the right time.
  • the PTP synchronization packet is transmitted multiple times between the slave clock device and the degraded primary master clock device, and the delay of the primary master clock device and itself is determined according to the multiple PTP synchronization packets. .
  • step S406 Determine whether the absolute value of the difference of the consecutive preset number of times delay is within the set delay threshold range. When the determination result is yes, proceed to step S407; otherwise, proceed to step S405.
  • the slave clock device updates its corresponding delay for the downgraded primary master clock device.
  • the slave device continues to perform PTP synchronization packet transmission from the degraded primary master clock device. Transmitting, and after determining that the delay between the degraded main master clock device is kept at a constant value, updating the delay corresponding to the degraded main master clock device, thereby ensuring the main use after degrading
  • the master master clock device can be used for timing.
  • the link corresponding to the primary master clock device after the downgrade is restored during the time when the current primary master clock device is used for the timeout.
  • the fault of the primary master clock device is restored, and the determined master-slave clock offset value of the current active master clock device is within a set first threshold range, and the slave clock device always uses the current
  • the slave clock device upgrades one of the standby master clock devices as the master master clock device and the current master clock device only when it exceeds the set first threshold range. Degraded to the standby primary clock device, which can effectively avoid the clock jitter caused by frequent switching between the primary and backup primary clock devices.
  • the present invention since the delay delay_sm between the slave clock device and itself is stored in each master clock device, in order to timely and effectively monitor the time channel between the slave clock device and the master clock device, the present invention
  • the embodiment also includes:
  • the active primary clock device determines the delay of the slave clock device and itself according to the PTP packet transmitted between the slave clock device and the slave clock device;
  • the notification information of the link change is sent to the slave clock device.
  • the primary master clock device finds that the delay between the slave clock device and itself is greater than the delay delay_sm between the slave clock device and itself, in order to make the slave clock device know the link in time. Change, the primary master clock device sends a notification of the link change to the slave clock device.
  • the active primary clock device carries the abnormal information in the TLV field in the Announce packet to notify the slave device of the link change.
  • the slave clock device After receiving the Announce message from the clock device, the slave clock device no longer believes that the master master clock device is no longer in accordance with the master master clock device, and demotes the master master master clock device to standby.
  • the master clock device upgrades one of the standby master clock devices to the master clock device according to the priority of the standby master clock device.
  • the method further includes:
  • the active primary clock device determines the delay between each slave clock device and itself according to the PTP message transmitted multiple times with the slave clock device;
  • the primary master clock device stops transmitting notification information to the slave clock device and updates its corresponding for the slave clock device Delay.
  • the degraded primary master clock device continues to transmit PTP synchronization messages with the slave clock device to determine the slave clock.
  • the delay between the device and itself delay_sm0, when the delay continues to stabilize at a value of delay_sm, although there is a certain gap with the initial delay_sm0, but its corresponding time channel, or its own has been stabilized, the main after the downgrade
  • the master clock device no longer sends exception information to the slave clock device. Since the slave device no longer receives the abnormal information sent by the master clock device, the slave clock device no longer considers that the master clock device is untrusted, and determines the master clock according to the PTP synchronization message transmitted between the master clock device and the master clock device.
  • the delay between the device and itself if the delay value continues to stabilize near a value, the previously determined delay is replaced by the stabilized delay.
  • FIG. 5 is a schematic structural diagram of a clock synchronization system in an SDH network according to an embodiment of the present invention, where the system includes: a slave clock device 51 and a master clock device 52 that passes the different time channels and the slave clock pair ;
  • the slave clock device 51 is configured to determine a master-slave clock deviation between the master master clock device and itself according to the PTP synchronization message transmitted between the primary clock device and the saved primary master clock device to its own delay Delay0. a value of offset0; determining whether the master-slave clock offset value offset0 is within a set first threshold range; and when it is within a set first threshold range, according to the master-slave clock offset held for the master master clock device The value is timed; otherwise, the master-slave clock offset value between the other standby master clock device and itself is determined, and when the master-slave clock offset value is within the set first threshold range, the save is performed according to the standby master clock device.
  • the master slave clock bias value is timed;
  • Each master clock device 52 is configured to perform PTP synchronization message transmission with the slave clock device.
  • the entire time synchronization process can be detected as the standby master clock when the original master clock device is restored, and the slave clock device 51 is also used to be more than the master master clock device. Transmitting a PTP synchronization message; determining, according to the multiple PTP synchronization message, a delay each time the primary master clock device and itself; when the absolute value of the difference of the preset preset number of delays is at a set delay When the threshold is within the threshold, the corresponding primary clock device is updated for its corresponding delay.
  • the master clock device 52 is further configured to determine a delay of the slave clock device and itself according to the PTP packet transmitted between the slave clock device and the time slot for detecting the fault of the slave device. Determining whether the difference between the delay and the saved delay between the slave clock device and itself is within a set second threshold range; when the difference exceeds the set second threshold range, to the slave clock device Send notification information about link changes.
  • the master clock device 52 is further configured to determine a delay between each slave clock device and itself according to a PTP message transmitted multiple times with the slave clock device; When the difference between the preset number of times delay is within the set third threshold range, the primary master clock device stops transmitting the notification information to the slave clock device, and updates the corresponding delay for the slave clock device. .
  • the slave clock device 51 is specifically configured to determine the priority of each master clock device according to the BMC algorithm according to the priority of each standby master clock device, and sequentially determine each standby master according to the priority of each standby master clock device.
  • the master-slave clock offset value between the clock device and itself is specifically configured to determine the priority of each master clock device according to the BMC algorithm according to the priority of each standby master clock device, and sequentially determine each standby master according to the priority of each standby master clock device.
  • the embodiment of the invention provides a clock synchronization method and system in an SDH network, in which a clock channel is established from a clock device and a master clock device in at least three SDH paths, and the slave clock device is based on the current master.
  • the PTP synchronization message is transmitted between the clock devices, and the saved main master clock device reaches its own delay Delay0, and the master-slave clock offset value offset0 between the master main clock device and itself is determined to determine the master-slave clock deviation.
  • the clock device establishes a time channel simultaneously with the master clock device in the plurality of different SDH paths, and the delay and the master-slave clock of the master clock device to itself are saved for each master clock device.
  • the deviation value so in the process of the time, it can determine whether the current timing process is accurate according to the currently calculated master-slave clock deviation value, thereby determining whether the time channel and the master clock device are faulty, and when there is a problem in the time alignment It is also possible to use other alternate master clocks in time to ensure the accuracy of the time.
  • modules in the devices of the embodiments can be adaptively changed and placed in one or more devices different from the embodiment.
  • the modules or units or components of the embodiments may be combined into one module or unit or component, and further they may be divided into a plurality of sub-modules or sub-units or sub-components.
  • any combination may be employed All of the features disclosed in this specification, including the accompanying claims, abstract and drawings, and all processes or elements of any method or apparatus so disclosed are combined.
  • Each feature disclosed in this specification (including the accompanying claims, the abstract and the drawings) may be replaced by alternative features that provide the same, equivalent or similar purpose.
  • the various component embodiments of the present invention may be implemented in hardware, or in a software module running on one or more processors, or in a combination thereof.
  • Those skilled in the art will appreciate that some or all of the functionality of some or all of the components of the clock synchronization system in an SDH network in accordance with embodiments of the present invention may be implemented in practice using a microprocessor or digital signal processor (DSP).
  • DSP digital signal processor
  • the invention can also be implemented as a device or device program (e.g., a computer program and a computer program product) for performing some or all of the methods described herein.
  • Such a program implementing the invention may be stored on a computer readable medium or may be in the form of one or more signals. Such signals may be downloaded from an Internet website, provided on a carrier signal, or provided in any other form.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

L'invention concerne un procédé et un système permettant de synchroniser des horloges dans un réseau SDH. Dans le procédé, un dispositif d'horloge esclave détermine, en fonction d'un message de synchronisation PTP transmis entre lui-même et un dispositif d'horloge maître primaire et d'un retard temporel mémorisé entre lui-même et le dispositif d'horloge maître primaire, une valeur d'écart d'horloge maîtresse et esclave entre lui-même et le dispositif d'horloge maître primaire, et effectue un pointage temporel avec le dispositif d'horloge maître primaire lorsqu'il est déterminé que la valeur d'écart d'horloge maîtresse et esclave est comprise dans la plage d'une première valeur de seuil définie, et autrement effectue un pointage temporel avec d'autres dispositifs d'horloge maîtres en attente. Étant donné que dans les modes de réalisation de la présente invention le dispositif d'horloge esclave établit un canal de pointage temporel avec des dispositifs d'horloge maîtres dans une pluralité de différents chemins SDH en même temps, pendant le pointage temporel, il peut être déterminé si le processus actuel de pointage temporel est précis selon la valeur d'écart d'horloge maîtresse et esclave actuellement calculée, de sorte à déterminer si une anomalie affecte le canal de pointage temporel et les dispositifs d'horloge maîtres, ce qui permet de garantir la précision du pointage temporel.
PCT/CN2015/071528 2014-12-31 2015-01-26 Procédé et système de synchronisation d'horloges dans un réseau sdh WO2016106908A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410857121.8A CN104579534B (zh) 2014-12-31 2014-12-31 一种sdh网络中的时钟同步方法及系统
CN201410857121.8 2014-12-31

Publications (1)

Publication Number Publication Date
WO2016106908A1 true WO2016106908A1 (fr) 2016-07-07

Family

ID=53094847

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/071528 WO2016106908A1 (fr) 2014-12-31 2015-01-26 Procédé et système de synchronisation d'horloges dans un réseau sdh

Country Status (2)

Country Link
CN (1) CN104579534B (fr)
WO (1) WO2016106908A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111355569A (zh) * 2020-02-27 2020-06-30 无锡华云数据技术服务有限公司 时间同步方法、装置、系统、节点及可读存储介质

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020059139A1 (fr) * 2018-09-21 2020-03-26 三菱電機株式会社 Dispositif de communication, système de communication, procédé de communication et programme de communication
CN113574826B (zh) * 2019-03-11 2023-06-02 华为技术有限公司 交互时钟同步报文的方法及装置
TWI748902B (zh) * 2020-05-19 2021-12-01 瑞昱半導體股份有限公司 用於無縫精確時間協定的控制方法以及時間感知橋接裝置
CN112039719B (zh) * 2020-07-20 2022-07-12 河北汉光重工有限责任公司 一种用于linux系统的PTP时钟同步精度测试方法
CN114650113B (zh) * 2020-12-18 2024-07-16 华为技术有限公司 选择时钟源的方法及装置
CN113206719B (zh) * 2021-03-16 2023-04-11 网络通信与安全紫金山实验室 一种基于sdn主时钟的时钟同步方法、系统及存储介质
CN114362866A (zh) * 2021-11-25 2022-04-15 北京卓越信通电子股份有限公司 一种tsn网络时间同步主时钟热备系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103001720A (zh) * 2012-11-12 2013-03-27 中兴通讯股份有限公司 时间同步方法和装置
CN103188064A (zh) * 2011-12-28 2013-07-03 中兴通讯股份有限公司 时钟同步方法及装置
CN103312428A (zh) * 2013-05-23 2013-09-18 华为技术有限公司 用于精确时钟协议同步网络的方法和装置
CN104113386A (zh) * 2014-07-09 2014-10-22 北京东土科技股份有限公司 一种监控以太网时钟同步的方法及装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101227246A (zh) * 2008-01-28 2008-07-23 中兴通讯股份有限公司 一种主从时钟同步的方法及装置
CN102291232B (zh) * 2011-09-01 2017-04-12 中兴通讯股份有限公司 一种时钟同步方法及装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103188064A (zh) * 2011-12-28 2013-07-03 中兴通讯股份有限公司 时钟同步方法及装置
CN103001720A (zh) * 2012-11-12 2013-03-27 中兴通讯股份有限公司 时间同步方法和装置
CN103312428A (zh) * 2013-05-23 2013-09-18 华为技术有限公司 用于精确时钟协议同步网络的方法和装置
CN104113386A (zh) * 2014-07-09 2014-10-22 北京东土科技股份有限公司 一种监控以太网时钟同步的方法及装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111355569A (zh) * 2020-02-27 2020-06-30 无锡华云数据技术服务有限公司 时间同步方法、装置、系统、节点及可读存储介质
CN111355569B (zh) * 2020-02-27 2024-01-09 华云数据控股集团有限公司 时间同步方法、装置、系统、节点及可读存储介质

Also Published As

Publication number Publication date
CN104579534A (zh) 2015-04-29
CN104579534B (zh) 2017-10-10

Similar Documents

Publication Publication Date Title
WO2016106908A1 (fr) Procédé et système de synchronisation d'horloges dans un réseau sdh
US11838110B2 (en) Method of remotely monitoring the timing performance of a PTP slave
US9923656B2 (en) Methods, systems, and computer readable media for testing recovered clock quality
CN105680973B (zh) 航空电子设备网络中的自由运转节点的时间同步方法
WO2016004644A1 (fr) Procédé et appareil de surveillance de synchronisation d'horloge ethernet
CA2675644C (fr) Amelioration de la facilite de recuperation dans un reseau de temporisation coordonne
US9876596B2 (en) Method and device for detecting fault in synchronization link
US11251891B2 (en) Method for identifying an incorrect time stamp of an ethernet message and control unit for a motor vehicle
US7783736B2 (en) Definition of an active stratum-1 server in a coordinated timing network
EP2770678A1 (fr) Procédé et système de synchronisation d'horloges dans un protocole 1588-2008
WO2013023530A1 (fr) Procédé et dispositif de mise en œuvre pour détecter automatiquement un retard de temps asymétrique d'une liaison 1588
WO2008092781A2 (fr) Définition d'une configuration de couche-1 dans un réseau de temporisation coordonné
US20160095078A1 (en) Ring-shaped synchronous network system and time slave station
WO2018099375A1 (fr) Procédé de synchronisation, dispositif de synchronisation, appareil de synchronisation et système de communication
CN104243079A (zh) 一种实时以太网的微秒级时钟同步方法
JP2015179999A (ja) 時刻同期装置並びにそのためのバックアップ装置および時刻同期システム
WO2022151993A1 (fr) Procédé, dispositif et système de détection de performances de synchronisation temporelle
CN106647228B (zh) 一种换流站主时钟故障判断系统
CN114258126A (zh) 数据处理方法及其装置
EP3812716B1 (fr) Dispositif de pesée dynamique
JP6021233B2 (ja) 通信ネットワークに接続された装置を同期するための同期方法及び同期装置
EP3068076A1 (fr) Détermination automatique de retard asymétrique dans des réseaux de transmission
JP2011151530A (ja) 通信システムの同期方法、通信システム、マスタ局
US10931434B2 (en) Relay apparatus, communication system, and failure detection method
CN112929115A (zh) 时间校准精度的检测方法、设备、系统及存储介质

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15874601

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15874601

Country of ref document: EP

Kind code of ref document: A1