WO2016011968A1 - 两路交错式pfc电流平衡电路和空调器 - Google Patents

两路交错式pfc电流平衡电路和空调器 Download PDF

Info

Publication number
WO2016011968A1
WO2016011968A1 PCT/CN2015/084942 CN2015084942W WO2016011968A1 WO 2016011968 A1 WO2016011968 A1 WO 2016011968A1 CN 2015084942 W CN2015084942 W CN 2015084942W WO 2016011968 A1 WO2016011968 A1 WO 2016011968A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
sampling resistor
sampling
inductor
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2015/084942
Other languages
English (en)
French (fr)
Inventor
胡作平
卓森庆
游剑波
周伟
李超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gree Electric Appliances Inc of Zhuhai
Original Assignee
Gree Electric Appliances Inc of Zhuhai
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gree Electric Appliances Inc of Zhuhai filed Critical Gree Electric Appliances Inc of Zhuhai
Publication of WO2016011968A1 publication Critical patent/WO2016011968A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the present invention relates to the field of electronic circuits, and in particular to a two-way interleaved PFC current balancing circuit and an air conditioner.
  • FIG. 1 is a schematic structural diagram of a two-way interleaved PFC current balancing circuit according to the prior art.
  • the existing two-way interleaved PFC current balancing circuit mostly adopts a three-way sampling circuit, that is, respectively RS1', RS2' and RS3' to sample the total current and two single currents to achieve the purpose of controlling the PWM drive and the two PFC current balance, but the existing circuit has many sampling devices, large loss, low efficiency and The disadvantage of high cost.
  • the main object of the present invention is to provide a two-way interleaved PFC current balancing circuit and Air conditioner to solve the above problems.
  • a two-way interleaved PFC current balancing circuit comprising: a first sampling resistor, the first end of the first sampling resistor being connected to the first end of the rectifying circuit
  • the first branch is composed of a first switch tube and a first inductor, wherein the first end of the first inductor is connected to the second end of the rectifier circuit, the first end of the first switch tube and the second end of the first inductor
  • the second end of the first switch is connected to the second end of the first sampling resistor
  • the second branch includes a second switch, a second sampling resistor and a second inductor, wherein the first of the second inductor The end is connected to the first end of the first inductor, the second end of the second inductor is connected to the first end of the second switch tube, and the second end of the second switch tube is connected to the first end of the second sampling resistor, the second A second end of the sampling resistor is coupled to the second
  • the two-way interleaved PFC current balancing circuit further includes: a first operational amplifier circuit connected to the first sampling resistor for amplifying the voltage signal generated on the first sampling resistor to obtain a first amplified signal; the first signal The processor is coupled to the first operational amplifier circuit for determining a total current flowing through the first sampling resistor by the first amplified signal.
  • the first signal processor includes: a first sampling circuit connected to the first operational amplifier circuit, configured to acquire a first amplified signal through the I/O port; and a first current calculator connected to the first sampling circuit, A method is used to calculate a total current flowing through the first sampling resistor using the first amplified signal.
  • the two-way interleaved PFC current balancing circuit further includes: a second operational amplifier circuit connected to the second sampling resistor, configured to amplify the voltage signal generated on the second sampling resistor to obtain a second amplified signal; and the second signal The processor is coupled to the second operational amplifier circuit for determining a first phase current flowing through the second sampling resistor by the second amplified signal.
  • the second signal processor includes: a second sampling circuit connected to the second operational amplification circuit for acquiring the second amplified signal through the I/O port; and a second current calculator connected to the second sampling circuit, And for calculating a first phase current flowing through the second sampling resistor using the second amplified signal.
  • the third end of the first switch tube is connected to the first driving circuit for receiving the first PWM signal of the first driving circuit; the third end of the second switching tube is connected to the second driving circuit for receiving a second PWM signal of the second driver circuit.
  • the two-way interleaved PFC current balancing circuit further includes: a controller, respectively connected to the first current calculator and the second current calculator, configured to determine the first branch according to the total current and the first phase current Two-phase current.
  • the two-way interleaved PFC current balancing circuit further includes: a filter capacitor, the first end of the filter capacitor is connected to the second end of the first inductor, and the first end of the filter capacitor is further connected to the second end of the second inductor
  • the second end of the filter capacitor is connected to the second end of the first sampling resistor; the load resistor, the first end of the load resistor is connected to the first end of the filter capacitor, and the second end of the load resistor is connected to the second end of the filter capacitor .
  • the two-way interleaved PFC current balancing circuit further includes: a first diode, the first diode is connected between the first inductor and the filter capacitor; and the second diode is connected to the second diode Between the second inductor and the filter capacitor.
  • an air conditioner including the above-described two-way interleaved PFC current balancing circuit is also provided.
  • sampling resistors eg, a first sampling resistor and a second sampling resistor
  • no sampling resistor is provided in the first branch, and the above circuit is compared with the existing three-way.
  • the sampling circuit not only eliminates the RS3 one-way current sampling circuit (as shown in Figure 2 below), reduces the sampling device, makes the circuit implementation simpler, and also reduces the conversion efficiency of one sampling resistor, which can make the conversion efficiency of PFC Higher
  • the two-way interleaved PFC current balancing circuit in the prior art solves the problem of large sampling device and large loss, realizes reducing the number of sampling circuits, makes the circuit simple, and reduces the effect of sampling loss.
  • FIG. 1 is a schematic structural view of a two-way interleaved PFC current balancing circuit according to the prior art
  • FIG. 2 is a schematic structural diagram of a two-way interleaved PFC current balancing circuit according to an embodiment of the present invention
  • FIG. 3 is a schematic diagram of an operation mode when a current is small according to an embodiment of the present invention.
  • Fig. 4 is a schematic view showing the operation mode when the current is large in the embodiment of the present invention.
  • the circuit may include: a first sampling resistor RS1, a first end of the first sampling resistor is connected to the first end of the rectifier circuit; and the first branch is formed by the first switching transistor Q1 and the first inductor L1
  • the first end of the first switch is connected to the second end of the rectifier circuit, the first end of the first switch is connected to the second end of the first inductor, and the second end of the first switch is connected to the first sample
  • the second end of the first inductor is connected to the first end of the first inductor, and the second end of the second inductor is connected to the first end of the first inductor.
  • the second end of the second inductor is connected to the first end of the second switch tube, the second end of the second switch tube is connected to the first end of the second sampling resistor, and the second end of the second sampling resistor is connected to the first sampling resistor The second end is connected.
  • the two-way interleaved PFC current balancing circuit has many sampling devices and large loss, and the circuit number of the sampling circuit is reduced, the circuit is simple, and the sampling loss effect is reduced.
  • RS1 and RS2 in FIG. 2 are the sampling resistance of the total current and the sampling resistance of the PFC current of the secondary phase (ie, the second branch).
  • I total I main phase + I subphase
  • the third parameter can be calculated based on this relationship.
  • I is always the current on RS1 in the above embodiment, that is, the total current
  • the I subphase is the current on the second sampling resistor, which is the first phase current
  • the I main phase is the current of the first branch, This is the second phase current.
  • the two-way interleaved PFC current balancing circuit may further include: a first operational amplifier circuit connected to the first sampling resistor for amplifying the voltage signal generated on the first sampling resistor to obtain the first Amplifying the signal; the first signal processor is coupled to the first operational amplifier circuit for determining a total current flowing through the first sampling resistor by the first amplified signal.
  • the first signal processor may include: a first sampling circuit connected to the first operational amplification circuit for acquiring the first amplified signal through the I/O port; and a first current calculator connected to the first sampling circuit, A method is used to calculate a total current flowing through the first sampling resistor using the first amplified signal.
  • the two-way interleaved PFC current balancing circuit may further include: a second operational amplifier circuit connected to the second sampling resistor for amplifying the voltage generated on the second sampling resistor The signal obtains a second amplified signal; the second signal processor is coupled to the second operational amplifier circuit for determining a first phase current flowing through the second sampling resistor by the second amplified signal.
  • the second signal processor may include: a second sampling circuit connected to the second operational amplification circuit for acquiring the second amplified signal through the I/O port; and a second current calculator connected to the second sampling circuit, And for calculating a first phase current flowing through the second sampling resistor using the second amplified signal.
  • the first operational amplification circuit and the second operational amplification circuit may be the same operational amplification circuit, and the first signal processor and the second signal processor may be the same signal processor, and the first operation
  • the amplifying circuit (and/or the second operational amplifying circuit) and the first signal processor (and/or the second signal processor) may be integrated on the circuit board.
  • the third end of the first switch tube is connected to the first driving circuit for receiving the first PWM signal of the first driving circuit; the third end of the second switching tube and the second driving circuit Connected to receive a second PWM signal of the second driver circuit.
  • the two-way interleaved PFC current balancing circuit may further include: a filter capacitor C, the first end of the filter capacitor is connected to the second end of the first inductor, and the first end of the filter capacitor is further connected to the second inductor The second end is connected, the second end of the filter capacitor is connected to the second end of the first sampling resistor; the load resistor RL, the first end of the load resistor is connected to the first end of the filter capacitor, and the second end of the load resistor and the filter capacitor The second end of the connection.
  • the above filter capacitor not only functions as a filter but also functions to store electrical energy.
  • the two-way interleaved PFC current balancing circuit may further include: a first diode D1, the first diode is connected between the first inductor and the filter capacitor; and the second diode D2 The second diode is connected between the second inductor and the filter capacitor.
  • the first diode and the second diode described above can block the discharge DC of the capacitor C and prevent the switch tube from being short-circuited.
  • Fig. 3 is a schematic view showing the operation mode when the current is small in the embodiment of the present invention.
  • Fig. 4 is a schematic view showing the operation mode when the current is large in the embodiment of the present invention.
  • the PFC total current passes through the sampling resistor RS1 to form a small voltage signal on the RS1, and is amplified by the first operational amplifier circuit, and then sent to the chip I/O port for AD sampling (ie, the first signal in the above embodiment).
  • Processor get the rms value (effective value) of the PFC current: I main phase .
  • the secondary phase PFC current is calculated by detecting the conduction current of the switch tube, and the switch tube current first passes through the second sampling resistor RS2 to form a discontinuous small voltage signal on the second sampling resistor, and is further amplified by the second operation.
  • the circuit is subjected to voltage amplification, and then sent to the chip I/O port for AD sampling (sampled by the second sampling circuit of the second signal processor), and the sampled switch current is subjected to root mean square calculation to obtain the secondary phase. Root mean square value (effective value) of PFC current: I secondary phase .
  • I main phase I total - I subphase .
  • the magnitudes of the two phase currents are compared by a comparator, and when the comparator determines that one of the phase PFC currents is larger than the other phase current, the first driving circuit is controlled. And a second driving circuit to adjust the first PWM signal and/or the second PWM signal.
  • the PWM duty ratio of the PFC of the phase can be reduced by trimming, and the current is gradually reduced until it is equal to the current of the other phase, and vice versa, the PWM duty cycle is increased to achieve the purpose of two-phase current balancing.
  • the present invention also provides an air conditioner, which may include a two-way interleaved PFC current balancing circuit of any of the above embodiments.
  • sampling resistors only two sampling resistors (a first sampling resistor and a second sampling resistor) are used in the circuit, and no sampling resistor is provided in the first branch, and the above circuit is compared with the existing three-way sampling circuit. It not only eliminates the RS3 one-way current sampling circuit (as shown in Figure 2 below), reduces the sampling device, and the circuit is simpler to implement. At the same time, it also reduces the loss on the sampling resistor and makes the conversion efficiency of the PFC higher.
  • the two-way interleaved PFC current balancing circuit in the prior art has many sampling devices and large loss, and realizes reducing the number of sampling circuits, making the circuit simple, and reducing the effect of sampling loss.
  • sampling resistors first sampling resistor and second sampling resistor
  • no sampling resistor is provided in the first branch
  • the above circuit is compared with the existing three-way sampling circuit.
  • the RS3 one-way current sampling circuit is omitted (as shown in Figure 2 below), the sampling device is reduced, the circuit is simpler to implement, and the conversion efficiency of the PFC is higher because the loss on one sampling resistor is reduced.
  • the two-way interleaved PFC current balancing circuit in the prior art solves the problem of large sampling device and large loss, realizes reducing the number of sampling circuits, makes the circuit simple, and reduces the effect of sampling loss.
  • the calculator, the processor and the various components constituting the processor or calculation to be protected by the present invention are all physical products having a certain shape, configuration and occupying a certain space.
  • a microprocessor, a signal processor, a sub-processor, etc. are all computer devices, terminals or servers that can operate independently and have a specific hardware structure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)

Abstract

一种两路交错式功率因数校正（PFC）电流平衡电路和空调器。该电路包括：第一采样电阻（RS1），第一采样电阻的第一端与整流电路的第一端连接；第一支路，由第一开关管（Q1）和第一电感（L1）组成；第二支路，包括第二开关管（Q2）、第二采样电阻（RS2）以及第二电感（L2），第二电感的第一端与第一电感的第一端连接，第二电感的第二端与第二开关管的第一端连接，第二开关管的第二端与第二采样电阻的第一端连接，第二采样电阻的第二端与第一采样电阻的第二端连接。该电路减少采样电路的路数，使电路简单，并且减少采样损耗。

Description

两路交错式PFC电流平衡电路和空调器 技术领域
本发明涉及电子电路领域，具体而言，涉及一种两路交错式PFC电流平衡电路和空调器。
背景技术
图1是根据现有技术的两路交错式PFC电流平衡电路的结构示意图，如图1所示，现有的两路交错式PFC电流平衡电路大都采用三路采样电路的方式，也即分别通过RS1’、RS2’和RS3’来采样总电流及两个单路电流，以达到控制PWM驱动和两路PFC电流平衡的目的，但是现有的电路中存在采样器件多，损耗大、效率低及成本高的缺点。
针对现有技术中两路交错式PFC电流平衡电路采样器件多、损耗大的问题，目前尚未提出有效的解决方案。
发明内容
针对相关技术中两路交错式PFC电流平衡电路采样器件多、损耗大的问题，目前尚未提出有效的解决方案，为此，本发明的主要目的在于提供一种两路交错式PFC电流平衡电路和空调器，以解决上述问题。
为了实现上述目的，根据本发明的一个方面，提供了一种两路交错式PFC电流平衡电路，该电路包括：第一采样电阻，第一采样电阻的第一端与整流电路的第一端连接；第一支路，由第一开关管和第一电感组成，其中，第一电感的第一端与整流电路的第二端连接，第一开关管的第一端与第一电感的第二端连接，第一开关管的第二端与第一采样电阻的第二端连接；第二支路，包括第二开关管、第二采样电阻以及第二电感，其中，第二电感的第一端与第一电感的第一端连接，第二电感的第二端与第二开关管的第一端连接，第二开关管的第二端与第二采样电阻的第一端连接，第二采样电阻的第二端与第一采样电阻的第二端连接。
可选地，两路交错式PFC电流平衡电路还包括：第一运算放大电路，与第一采样电阻连接，用于放大在第一采样电阻上产生的电压信号得到第一放大信号；第一信号 处理器，与第一运算放大电路连接，用于通过第一放大信号确定流过第一采样电阻的总电流。
可选地，第一信号处理器包括：第一采样电路，与第一运算放大电路连接，用于通过I/O口采集第一放大信号；第一电流计算器，与第一采样电路连接，用于使用第一放大信号计算流过第一采样电阻的总电流。
可选地，两路交错式PFC电流平衡电路还包括：第二运算放大电路，与第二采样电阻连接，用于放大在第二采样电阻上产生的电压信号得到第二放大信号；第二信号处理器，与第二运算放大电路连接，用于通过第二放大信号确定流过第二采样电阻的第一相电流。
可选地，第二信号处理器包括：第二采样电路，与第二运算放大电路连接，用于通过I/O口采集第二放大信号；第二电流计算器，与第二采样电路连接，用于使用第二放大信号计算流过第二采样电阻的第一相电流。
可选地，第一开关管的第三端与第一驱动电路连接，用于接收第一驱动电路的第一PWM信号；第二开关管的第三端与第二驱动电路连接，用于接收第二驱动电路的第二PWM信号。
可选地，两路交错式PFC电流平衡电路还包括：控制器，分别与第一电流计算器和第二电流计算器连接，用于根据总电流和第一相电流确定第一支路的第二相电流。
可选地，两路交错式PFC电流平衡电路还包括：滤波电容，滤波电容的第一端与第一电感的第二端连接，滤波电容的第一端还与第二电感的第二端连接，滤波电容的第二端与第一采样电阻的第二端连接；负载电阻，负载电阻的第一端与滤波电容的第一端连接，负载电阻的第二端与滤波电容的第二端连接。
可选地，两路交错式PFC电流平衡电路还包括：第一二极管，第一二极管连接于第一电感与滤波电容之间；第二二极管，第二二极管连接于第二电感与滤波电容之间。
为了实现上述目的，根据本发明的另一个方面，还提供了一种空调器，该空调器包括上述的两路交错式PFC电流平衡电路。
通过本发明实施例，在电路中仅使用两个采样电阻(如，第一采样电阻和第二采样电阻)，并且在第一支路中不设置采样电阻，上述电路相比现有的三路采样电路，既省去了RS3一路电流采样电路(如下图2)，减少了采样器件，使电路实现起来会更加简单，同时也因为减小了一路采样电阻上的损耗，可以使PFC的转化效率更高，从而 解决了现有技术中的两路交错式PFC电流平衡电路采样器件多、损耗大的问题，实现了减少采样电路的路数，使电路简单，并且减少采样损耗的效果。
附图说明
此处所说明的附图用来提供对本发明的进一步理解，构成本申请的一部分，本发明的示意性实施例及其说明用于解释本发明，并不构成对本发明的不当限定。在附图中：
图1是根据现有技术的两路交错式PFC电流平衡电路的结构示意图；
图2是根据本发明实施例的两路交错式PFC电流平衡电路的结构示意图；
图3是本发明实施例的用于电流较小时的工作方式的示意图；以及
图4是本发明实施例的用于电流较大时的工作方式的示意图。
具体实施方式
需要说明的是，在不冲突的情况下，本申请中的实施例及实施例中的特征可以相互组合。下面将参考附图并结合实施例来详细说明本发明。
图2是根据本发明实施例的两路交错式PFC电流平衡电路的结构示意图。如图2所示，该电路可以包括：第一采样电阻RS1，第一采样电阻的第一端与整流电路的第一端连接；第一支路，由第一开关管Q1和第一电感L1组成，其中，第一电感的第一端与整流电路的第二端连接，第一开关管的第一端与第一电感的第二端连接，第一开关管的第二端与第一采样电阻的第二端连接；第二支路，包括第二开关管Q2、第二采样电阻RS2以及第二电感L2，其中，第二电感的第一端与第一电感的第一端连接，第二电感的第二端与第二开关管的第一端连接，第二开关管的第二端与第二采样电阻的第一端连接，第二采样电阻的第二端与第一采样电阻的第二端连接。
通过本发明实施例，电路中仅使用了两个采样电阻(第一采样电阻和第二采样电阻)，并且在第一支路中不设置采样电阻，上述电路相比现有的三路采样电路，既省去了RS3’一路电流采样电路，减少了采样器件，使电路实现起来会更加简单，同时也因为减小了一路采样电阻上的损耗，使PFC的转化效率更高，从而解决了现有技术中的两路交错式PFC电流平衡电路采样器件多、损耗大的问题，实现了减少采样电路的路数，使电路简单，并且减少采样损耗的效果。
通过本发明上述实施例，由于电路中使用的控制电路更加简单，成本更低；同时因为减小了在采样电阻上的损耗，因此可以达到使PFC的转化效率更高的目的。
如图2所示的实施例，图2中的RS1、RS2分别为总电流的采样电阻及副相(即第二支路)PFC电流的采样电阻。通过公式I总＝I主相+I副相示出的关系，只需要知道该公式中的两个参数，就能基于此关系计算出第三个参数。其中，I总为上述实施例中的RS1上的电流，即为总电流；I副相为第二采样电阻上的电流，即为第一相电流；I主相为第一支路的电流，即为第二相电流。
在本发明的上述实施例中，两路交错式PFC电流平衡电路还可以包括：第一运算放大电路，与第一采样电阻连接，用于放大在第一采样电阻上产生的电压信号得到第一放大信号；第一信号处理器，与第一运算放大电路连接，用于通过第一放大信号确定流过第一采样电阻的总电流。
具体地，第一信号处理器可以包括：第一采样电路，与第一运算放大电路连接，用于通过I/O口采集第一放大信号；第一电流计算器，与第一采样电路连接，用于使用第一放大信号计算流过第一采样电阻的总电流。
在本发明的一种可选的实施例中，两路交错式PFC电流平衡电路还可以包括：第二运算放大电路，与第二采样电阻连接，用于放大在第二采样电阻上产生的电压信号得到第二放大信号；第二信号处理器，与第二运算放大电路连接，用于通过第二放大信号确定流过第二采样电阻的第一相电流。
进一步地，第二信号处理器可以包括：第二采样电路，与第二运算放大电路连接，用于通过I/O口采集第二放大信号；第二电流计算器，与第二采样电路连接，用于使用第二放大信号计算流过第二采样电阻的第一相电流。
在本发明上述实施例中的第一运算放大电路与第二运算放大电路可以为同一个运算放大电路，第一信号处理器和第二信号处理器可以为同一个信号处理器，并且第一运算放大电路(和/或第二运算放大电路)与第一信号处理器(和/或第二信号处理器)可以集成在电路板上。
需要进一步说明的是，两路交错式PFC电流平衡电路还可以包括：控制器，分别与第一电流计算器和第二电流计算器连接，用于使用上述的原理(即通过公式I总＝I主相+I副相示出的关系)，根据总电流和第一相电流确定第一支路的第二相电流。
在本发明的上述实施例中，第一开关管的第三端与第一驱动电路连接，用于接收第一驱动电路的第一PWM信号；第二开关管的第三端与第二驱动电路连接，用于接收第二驱动电路的第二PWM信号。
如图2所示，两路交错式PFC电流平衡电路还可以包括：滤波电容C，滤波电容的第一端与第一电感的第二端连接，滤波电容的第一端还与第二电感的第二端连接，滤波电容的第二端与第一采样电阻的第二端连接；负载电阻RL，负载电阻的第一端与滤波电容的第一端连接，负载电阻的第二端与滤波电容的第二端连接。
上述的滤波电容不仅能起到滤波的作用，还可以起到储存电能的作用。
进一步地，如图2所示，两路交错式PFC电流平衡电路还可以包括：第一二极管D1，第一二极管连接于第一电感与滤波电容之间；第二二极管D2，第二二极管连接于第二电感与滤波电容之间。
上述的第一二极管和第二二极管可以隔断电容C的放电直流，防止开关管短路。
下面将结合附图3和附图4详细介绍本发明。
图3是本发明实施例的用于电流较小时的工作方式的示意图。图4是本发明实施例的用于电流较大时的工作方式的示意图。
如图3所示，在PFC电流较小的情况下，只有主相PFC(即第一支路)工作，副相PFC(即第二支路)不工作，从而保证了PFC的综合损耗最低，而此时副相PFC电流为零，主相PFC的电流与PFC总电流相等，即I总＝I主相，通过检测PFC总电流(即检测第一采样电阻的电流即可)可以得到主相PFC电流。
具体地，PFC总电流通过采样电阻RS1，在RS1上形成小电压信号，并通过第一运算放大电路进行电压放大，再送到芯片I/O口进行AD采样(即上述实施例中的第一信号处理器)，得到PFC电流的均方根值(有效值)：I主相。
如图4所示，当PFC电流较大时，主相PFC和副相PFC同时工作，从而保证了电路中的综合损耗最低，此时电流关系为：I总＝I主相+I副相。
具体地，副相PFC电流是通过检测开关管的导通电流计算出来，开关管电流先通过第二采样电阻RS2，在第二采样电阻上形成不连续的小电压信号，又通过第二运算放大电路进行电压放大，再送到芯片I/O口进行AD采样(通过第二信号处理器的第 二采样电路采样)，将采样到的开关管导通电流进行均方根计算，即可得到副相PFC电流的均方根值(有效值)：I副相。
通过检测到的PFC总电流、副相电流，可以准确的计算出PFC的主相电流：I主相＝I总-I副相。
在得到第一相电流和第二相电流之后，通过比较器比较两个相电流的大小，当通过比较器判断出其中一相PFC电流比另一相电流大时，就通过控制第一驱动电路和第二驱动电路来调整第一PWM信号和/或第二PWM信号。具体地，可以通过微调减小此相PFC的PWM占空比，使其电流逐步减小直到与另一相电流相等为止，反之就调大PWM占空比，以达到两相电流平衡的目的。
本发明还提供了一种空调器，该空调器可以包括上述实施例中的任意一种的两路交错式PFC电流平衡电路。
通过本发明实施例，电路中仅使用两个采样电阻(第一采样电阻和第二采样电阻)，并且在第一支路中不设置采样电阻，上述电路相比现有的三路采样电路，既省去了RS3一路电流采样电路(如下图2)，减少了采样器件，电路实现起来会更加简单，同时也因为减小了一路采样电阻上的损耗，使PFC的转化效率更高，从而解决了现有技术中的两路交错式PFC电流平衡电路采样器件多、损耗大的问题，实现了减少采样电路的路数，使电路简单，并且减少采样损耗的效果。
从以上的描述中，可以看出，本发明实现了如下技术效果：
通过本发明实施例，电路中仅使用了两个采样电阻(第一采样电阻和第二采样电阻)，并且在第一支路中不设置采样电阻，上述电路相比现有的三路采样电路，既省去了RS3一路电流采样电路(如下图2)，减少了采样器件，电路实现起来会更加简单，同时也因为减小了一路采样电阻上的损耗，使PFC的转化效率更高，从而解决了现有技术中的两路交错式PFC电流平衡电路采样器件多、损耗大的问题，实现了减少采样电路的路数，使电路简单，并且减少采样损耗的效果。
本发明所要保护的计算器、处理器以及构成该处理器或计算的各个组件都是一种具有确定形状、构造且占据一定空间的实体产品。例如，微处理器、信号处理器、子处理器等都是可以独立运行的、具有具体硬件结构的计算机设备、终端或服务器。
以上所述仅为本发明的优选实施例而已，并不用于限制本发明，对于本领域的技术人员来说，本发明可以有各种更改和变化。凡在本发明的精神和原则之内，所作的任何修改、等同替换、改进等，均应包含在本发明的保护范围之内。

Claims (10)

  1. 一种两路交错式PFC电流平衡电路，其特征在于，包括：
    第一采样电阻，所述第一采样电阻的第一端与整流电路的第一端连接；
    第一支路，由第一开关管和第一电感组成，其中，所述第一电感的第一端与所述整流电路的第二端连接，所述第一开关管的第一端与所述第一电感的第二端连接，所述第一开关管的第二端与所述第一采样电阻的第二端连接；
    第二支路，包括第二开关管、第二采样电阻以及第二电感，其中，所述第二电感的第一端与所述第一电感的第一端连接，所述第二电感的第二端与所述第二开关管的第一端连接，所述第二开关管的第二端与所述第二采样电阻的第一端连接，所述第二采样电阻的第二端与所述第一采样电阻的第二端连接。
  2. 根据权利要求1所述的两路交错式PFC电流平衡电路，其特征在于，所述两路交错式PFC电流平衡电路还包括：
    第一运算放大电路，与所述第一采样电阻连接，用于放大在所述第一采样电阻上产生的电压信号，得到第一放大信号；
    第一信号处理器，与所述第一运算放大电路连接，用于通过所述第一放大信号确定流过所述第一采样电阻的总电流。
  3. 根据权利要求2所述的两路交错式PFC电流平衡电路，其特征在于，所述第一信号处理器包括：
    第一采样电路，与所述第一运算放大电路连接，用于通过I/O口采集所述第一放大信号；
    第一电流计算器，与所述第一采样电路连接，用于使用所述第一放大信号计算流过所述第一采样电阻的总电流。
  4. 根据权利要求1所述的两路交错式PFC电流平衡电路，其特征在于，所述两路交错式PFC电流平衡电路还包括：
    第二运算放大电路，与所述第二采样电阻连接，用于放大在所述第二采样电阻上产生的电压信号得到第二放大信号；
    第二信号处理器，与所述第二运算放大电路连接，用于通过所述第二放大信号确定流过所述第二采样电阻的第一相电流。
  5. 根据权利要求4所述的两路交错式PFC电流平衡电路，其特征在于，所述第二信号处理器包括：
    第二采样电路，与所述第二运算放大电路连接，用于通过I/O口采集所述第二放大信号；
    第二电流计算器，与所述第二采样电路连接，用于使用所述第二放大信号计算流过所述第二采样电阻的第一相电流。
  6. 根据权利要求1至5中任意一项所述的两路交错式PFC电流平衡电路，其特征在于，
    所述第一开关管的第三端与第一驱动电路连接，用于接收所述第一驱动电路的第一PWM信号；
    所述第二开关管的第三端与第二驱动电路连接，用于接收所述第二驱动电路的第二PWM信号。
  7. 根据权利要求6所述的两路交错式PFC电流平衡电路，其特征在于，所述两路交错式PFC电流平衡电路还包括：
    控制器，分别与第一电流计算器和第二电流计算器连接，用于根据总电流和第一相电流确定第一支路的第二相电流。
  8. 根据权利要求1至5中任意一项所述的两路交错式PFC电流平衡电路，其特征在于，所述两路交错式PFC电流平衡电路还包括：
    滤波电容，所述滤波电容的第一端与所述第一电感的第二端连接，所述滤波电容的第一端还与所述第二电感的第二端连接，所述滤波电容的第二端与所述第一采样电阻的第二端连接；
    负载电阻，所述负载电阻的第一端与所述滤波电容的第一端连接，所述负载电阻的第二端与所述滤波电容的第二端连接。
  9. 根据权利要求8所述的两路交错式PFC电流平衡电路，其特征在于，所述两路交错式PFC电流平衡电路还包括：
    第一二极管，所述第一二极管连接于所述第一电感与所述滤波电容之间；
    第二二极管，所述第二二极管连接于所述第二电感与所述滤波电容之间。
  10. 一种空调器，其特征在于，包括权利要求1至9中任意一项所述的两路交错式PFC电流平衡电路。
PCT/CN2015/084942 2014-07-23 2015-07-23 两路交错式pfc电流平衡电路和空调器 Ceased WO2016011968A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410354243.5A CN104113202A (zh) 2014-07-23 2014-07-23 两路交错式pfc电流平衡电路和空调器
CN201410354243.5 2014-07-23

Publications (1)

Publication Number Publication Date
WO2016011968A1 true WO2016011968A1 (zh) 2016-01-28

Family

ID=51709871

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/084942 Ceased WO2016011968A1 (zh) 2014-07-23 2015-07-23 两路交错式pfc电流平衡电路和空调器

Country Status (2)

Country Link
CN (1) CN104113202A (zh)
WO (1) WO2016011968A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111953197A (zh) * 2020-07-08 2020-11-17 北京理工大学珠海学院 多路交错pfc控制系统和方法
CN113972627A (zh) * 2020-07-24 2022-01-25 青岛海尔智能技术研发有限公司 交错式功率因数校正电路、家用电器

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104113202A (zh) * 2014-07-23 2014-10-22 珠海格力电器股份有限公司 两路交错式pfc电流平衡电路和空调器
CN104600973B (zh) * 2014-12-31 2018-03-27 广东美的制冷设备有限公司 空调器中交错式pfc电路的控制方法及控制装置
CN108988627A (zh) * 2018-07-20 2018-12-11 华南理工大学 一种针对单相Boost型PFC多路并联的均流控制方法
CN117353564B (zh) * 2023-12-04 2024-03-08 珠海格力电器股份有限公司 均流控制电路、方法、控制设备及存储介质

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101594049A (zh) * 2008-05-30 2009-12-02 艾默生网络能源有限公司 交错并联pfc控制电路及控制方法
US8098505B1 (en) * 2009-07-20 2012-01-17 Fairchild Semiconductor Corporation Phase management for interleaved power factor correction
CN103532367A (zh) * 2012-07-03 2014-01-22 珠海格力电器股份有限公司 交错式pfc控制方法及装置
CN104113202A (zh) * 2014-07-23 2014-10-22 珠海格力电器股份有限公司 两路交错式pfc电流平衡电路和空调器
CN204013207U (zh) * 2014-07-23 2014-12-10 珠海格力电器股份有限公司 两路交错式pfc电流平衡电路和空调器

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101217255B (zh) * 2008-01-16 2010-12-22 艾默生网络能源有限公司 一种具有均流控制模块的pfc电路及其均流控制方法
EP2341605B1 (en) * 2009-12-31 2018-03-07 Nxp B.V. A power factor correction stage
CN201947169U (zh) * 2010-12-17 2011-08-24 海信（山东）空调有限公司 变频空调器交错式有源pfc电路
CN203104280U (zh) * 2013-01-04 2013-07-31 广东美的制冷设备有限公司 交错式pfc电路及空调器

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101594049A (zh) * 2008-05-30 2009-12-02 艾默生网络能源有限公司 交错并联pfc控制电路及控制方法
US8098505B1 (en) * 2009-07-20 2012-01-17 Fairchild Semiconductor Corporation Phase management for interleaved power factor correction
CN103532367A (zh) * 2012-07-03 2014-01-22 珠海格力电器股份有限公司 交错式pfc控制方法及装置
CN104113202A (zh) * 2014-07-23 2014-10-22 珠海格力电器股份有限公司 两路交错式pfc电流平衡电路和空调器
CN204013207U (zh) * 2014-07-23 2014-12-10 珠海格力电器股份有限公司 两路交错式pfc电流平衡电路和空调器

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111953197A (zh) * 2020-07-08 2020-11-17 北京理工大学珠海学院 多路交错pfc控制系统和方法
CN111953197B (zh) * 2020-07-08 2024-06-11 北京理工大学珠海学院 多路交错pfc控制系统和方法
CN113972627A (zh) * 2020-07-24 2022-01-25 青岛海尔智能技术研发有限公司 交错式功率因数校正电路、家用电器

Also Published As

Publication number Publication date
CN104113202A (zh) 2014-10-22

Similar Documents

Publication Publication Date Title
CN103716965B (zh) Led驱动装置及其控制电路和输出电流检测电路
WO2013167016A2 (zh) 无桥pfc电路电感电流采样装置及方法
CN104038042B (zh) 交错式功率因数校正电路及其控制方法
CN103490630A (zh) 用于交错并联式开关电源的控制电路及控制方法
JP2013162709A5 (zh)
CN104660028B (zh) 一种功率因数校正电路
US9843271B1 (en) Controllers for regulated power inverters, AC/DC, and DC/DC converters
CN104852567A (zh) 一种软开关图腾柱无桥功率因素校正电路
CN106208684B (zh) 一种单电感双输出开关变换器组合型控制方法及其装置
CN103414334B (zh) PF为1的长寿命DCM Boost PFC变换器
WO2016086897A1 (zh) 电流过零点检测电路及方法，负载电压检测电路及方法
WO2016004700A1 (zh) 交错式功率因数校正器
CN104113202A (zh) 两路交错式pfc电流平衡电路和空调器
CN202309510U (zh) 无桥pfc系统的采样装置
CN103023314B (zh) 升降压开关电源及其控制器
WO2018214470A1 (zh) 电流均衡电路、阵列电路及多相变换器
CN104159357B (zh) 一种led照明电路输出电流有效值和功率因数的控制方法及其控制系统
CN203788153U (zh) 一种反激电源的过功率补偿电路
CN103701325B (zh) 一种针对半桥三电平直流变换器的电容电压控制电路
CN202395655U (zh) 一种无桥pfc系统的采样装置
CN204013207U (zh) 两路交错式pfc电流平衡电路和空调器
JP2018157727A (ja) ブリッジレス力率改善回路
CN114744864A (zh) 功率控制电路及其控制方法
CN105425022A (zh) 市电电压简易检测电路
CN205017222U (zh) 开关电源及电子设备

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15825489

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15825489

Country of ref document: EP

Kind code of ref document: A1