WO2016000174A1

WO2016000174A1 - Power consumption management method, power consumption management device, and processor

Info

Publication number: WO2016000174A1
Application number: PCT/CN2014/081275
Authority: WO
Inventors: 宋昆鹏; 陈云; 崔晓松
Original assignee: 华为技术有限公司
Priority date: 2014-06-30
Filing date: 2014-06-30
Publication date: 2016-01-07
Also published as: CN105393188B; CN105393188A

Abstract

A power consumption management method, a power consumption management device, and a processor. The implementation of the method comprises: acquiring operation information from a processor core; if it is determined according to the operation information that the processor core needs to be backed up, first sending a backup control signal to a trigger of the processor core, so that the trigger of the processor core backs up the state of the processor core to a non-volatile memory corresponding to the trigger; and cutting off power supply to the processor core. The problem that the processor runs slowly due to the fact that the processor core needs to visit a centralized memory through a bus is avoided, and the running speed of the processor is accelerated.

Description

Power management method, power management device, and processor

Technical field

The present invention relates to the field of communications technologies, and in particular, to a power management method, a power management device, and a processor. Background technique

With the development of semiconductor technology, the number of transistors per unit area can be integrated; but limited by memory wall, power wall and I/O (input/output) wall, single core performance The improvement is getting more and more difficult. Therefore, many-core processors and heterogeneous acceleration have become hotspots in the industry. Take advantage of a large number of transistors through multi-core processors and heterogeneous acceleration for greater processing performance.

Multiple processor cores of many-core processors typically share main memory and I/O devices, causing each processor core to access I/O devices or appear due to resource races and local congestion on the on-chip network. Cache Miss will have a long delay when accessing main memory and other operations. The processor core generates unnecessary power consumption while waiting for such long delay operations. Although the long delay can be hidden by the multi-thread rotation technology, the processor is always in working state, but for the hardware thread in the waiting state, its registers and other resources still consume energy. Therefore, reducing the power consumption of the processor in the waiting phase becomes a technical problem to be solved. Memory, ferroelectric random access memory) Reduces standby power consumption. In this solution, the processor chip integrates centralized Flash or FeRAM as non-volatile memory, and writes the state data of the processor core to the centralized non-volatile memory when the system needs to enter the low-power state. The state and data in the centralized non-volatile memory are read and restored to the processor core when the system returns from the low power state to the normal operating state. Since the write and restore of the status data of the processor core is implemented by serial access via the bus, serial access is slower and causes the processor to run slower. In addition, because of the need to access centralized memory through the bus, the save and restore process also consumes high power. Summary of the invention The embodiment of the invention provides a power consumption management method, a power consumption management device, and a processor, which are used to improve the running speed of the processor and provide conditions for reducing power consumption.

An embodiment of the present invention provides a power consumption management method, including:

Obtaining operational information from the processor core;

If it is determined that the processor core needs to be backed up according to the operation information, first sending a backup control signal to the trigger of the processor core, so that the trigger of the processor core is to be the state of the processor core. Backing up to the non-volatile memory corresponding to the trigger; then turning off power to the processor core.

In a first possible implementation manner, after the power supply to the processor core is cut off, the method further includes:

If the result data of the operation information corresponding operation is received, power supply to the processor core is first restored, and then a recovery control signal is sent to the processor core, so that the trigger is to be stored in the nonvolatile The state of the processor core of the memory is restored to the processor core.

In conjunction with the first possible implementation of the aspect, in a second possible implementation manner, the result data of the operation corresponding to the operation information is:

Receiving the operation information returned by the on-chip network router corresponding to the result data of the operation.

In combination with the implementation of the aspect, or the first or the second possible implementation of the aspect, in the third possible implementation, the obtaining the operation information from the processor core includes: monitoring the processor The operational behavior of the core obtains operational information of the processor core, or receives operational information sent by the processor core.

With reference to the implementation of the aspect, or the first or the second possible implementation of the aspect, in the fourth possible implementation, the determining, according to the operation information, whether the processor core needs to be performed Backups include:

The operation information is compared with the pre-configured backup control rule. If the operation information meets the pre-configured backup control rule, it is determined that the backup needs to be performed.

In combination with an implementation on the one hand, or a first or a second possible implementation on the one hand, in the fifth possible implementation, the operation information is: an operation to generate a delay exceeding a predetermined threshold Corresponding operation information.

A second aspect of the present invention provides a power management apparatus, including: a processor operation detecting module, configured to acquire operation information from the processor core;

a signal generating module, configured to send a backup control signal to a trigger of the processor core, if it is determined that the processor core needs to be backed up according to the operation information acquired by the processor operation detecting module, so that the A trigger of the processor core backs up a state of the processor core to a non-volatile memory corresponding to the trigger;

And a power supply control module, configured to cut off power supply to the processor core after the signal generation module sends the backup control signal.

In combination with the implementation of the second aspect, in a first possible implementation, the processor operation detecting module is further configured to receive the operation information after the power supply control module cuts off power supply to the processor core. Corresponding to the result data of the operation;

The power supply control module is further configured to resume power supply to the processor core if the processor operation detecting module receives result data corresponding to the operation information of the operation information;

The signal generating module is further configured to: after the power supply control module resumes power supply to the processor core, send a resume control signal to the processor core, so that the trigger is to be stored in the nonvolatile The state of the processor core of the memory is restored to the processor core.

In conjunction with the first possible implementation of the second aspect, in a second possible implementation, the processor operates a detection module, configured to receive after the power supply control module cuts off power supply to the processor core The operation information returned by the on-chip network router corresponds to the result data of the operation.

In combination with the implementation of the two aspects, or the first or the second possible implementation of the second aspect, in a third possible implementation manner, the operation information of the processor core is monitored by the processor operation detection module. The operational behavior of the processor core is obtained, or the operational information of the processor core is received by the processor operation detection module from the processor core.

In combination with the implementation of the two aspects, or the first or the second possible implementation of the second aspect, in the fourth possible implementation, the processor operation detection module includes: a backup control rule storage unit and a processor Operating detection unit;

The backup control rule storage unit is configured to store a pre-configured backup control rule; the processor operation detecting unit is configured to compare the operation information with a backup control rule stored in the backup control rule storage unit If the operation information meets the pre-configured backup control rule, it is determined that the backup needs to be performed. In combination with the implementation of the second aspect, or the first or the second possible implementation manner of the second aspect, in the fifth possible implementation manner, the operation information is: an operation that is to generate a delay exceeding a predetermined threshold Corresponding operation information.

A third aspect of the present invention provides a processor, including: a processor core, or two or more processor cores; if the processor includes two or more processor cores, The processor cores establish a communicable connection between the processor cores through the on-chip network router;

A power management device connected to the processor core, the power consumption management device is a power consumption management device according to any one of the embodiments of the present invention.

It can be seen from the above technical solutions that the embodiments of the present invention have the following advantages: The device that implements power consumption management determines the need to back up the processor core through the operation information of the processor core, and controls the trigger of the processor core to the processor. The state of the core is backed up to non-volatile memory and then powered off. Since the processor has a flip-flop and data storage through the flip-flop, the problem that the processor core needs to access the centralized memory through the bus to slow the running speed of the processor can be avoided, thereby improving the running speed of the processor; The operation information is used to determine whether power consumption control is performed, and a smaller granularity of power consumption control can be realized, and the state of the processor core is backed up to a nonvolatile memory corresponding to the trigger, and the nonvolatileity corresponding to the trigger Memory can be designed to be much smaller than centralized memory, thus providing the conditions for drastically reducing power consumption. DRAWINGS

In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the following drawings will be briefly described in the description of the embodiments, and it is obvious that the drawings in the following description are only some embodiments of the present invention, Those skilled in the art can also obtain other drawings based on these drawings without paying any inventive labor.

1 is a schematic flowchart of a method according to an embodiment of the present invention;

2A is a schematic structural diagram of a multi-core processor according to the present invention;

2B is a schematic structural diagram of a processor node in a multi-core processor according to an embodiment of the present invention; FIG. 3 is a schematic structural diagram of a non-volatile management unit according to an embodiment of the present invention;

4 is a schematic flowchart of a method according to an embodiment of the present invention;

FIG. 5 is a schematic structural diagram of a power consumption management apparatus according to an embodiment of the present invention; 6 is a schematic structural diagram of a power consumption management apparatus according to an embodiment of the present invention;

FIG. 7 is a schematic structural diagram of a processor according to an embodiment of the present invention. detailed description

The present invention will be further described in detail with reference to the accompanying drawings, in which FIG. . All other embodiments obtained by those skilled in the art based on the embodiments of the present invention without creative efforts are within the scope of the present invention.

The embodiment of the invention provides a power consumption management method, as shown in FIG. 1 , including:

101 : Acquire operation information from a processor core;

In the embodiment of the present invention, the operation information is information used to indicate the operation of the processor core, and the operation information may specifically include: an operation type, an operation name, an operation parameter, an operation result, and the like. The operation information from the processor core may be obtained by active monitoring or may be actively sent by the processor core. The specific implementation may be selected according to the design requirements of the processor-related chip, which is not limited by the embodiment of the present invention.

The operation information is used to determine whether the processor core needs to be backed up in the embodiment of the present invention. The rule for determining whether the backup needs to be performed may be preset, and the setting manner may be implemented by fixed hardware logic, or may be adopted. For the dynamic configuration of the software, both solutions are feasible for the embodiment of the present invention, which is not limited by the embodiment of the present invention. In this embodiment, operation information that needs to be backed up is used, and generally corresponds to operation information that generates a long delay, for example, an operation name of an operation for accessing an I/O device, and a Cache (cache) access process. The operation result of the cache hit failure (Cache Miss) may be the operation name of the operation of accessing the external memory after Cache Miss.

102: If it is determined that the processor core needs to be backed up according to the foregoing operation information, first sending a backup control signal to the trigger of the processor core, so that the state of the processor core of the processor core is backed up to the trigger. Corresponding non-volatile memory; then powering off the processor core.

In the embodiment of the present invention, the trigger may be integrated in the processor core, and the trigger may be located in the same chip as the processor core independently of the processor core; the trigger and the processor core have corresponding Relationship. The non-volatile memory can be used as a processor core-specific non-volatile memory on the same chip as the processor core, or can be a centralized non-volatile memory for use by multiple processor cores. The above implementation manners do not affect the implementation of the embodiment of the present invention. The specific structure may be selected by a technician according to the specific design requirements of the chip, which is not limited by the embodiment of the present invention.

In addition, the above backup control signal will eventually be sent to the trigger, since the trigger can be integrated in the processor core, or it can be independent of the processor; therefore, the backup control signal can be sent to the interface of the processor core. The trigger can also be sent directly to the trigger. The above two solutions do not affect the implementation of the embodiments of the present invention. The specific structure may be selected by a technician according to the specific design requirements of the chip, which is not limited by the embodiment of the present invention.

In the above embodiment, the device implementing the power consumption management determines that the processor core needs to be backed up by using the operation information of the processor core, and controls the trigger of the processor core to back up the state of the processor core to the non-volatile memory, and then Turn off the power supply. Since the processor has a flip-flop and data storage through the flip-flop, the problem that the processor core needs to access the centralized memory through the bus to slow the running speed of the processor can be avoided, thereby improving the running speed of the processor; The operation information is used to determine whether power consumption control is performed, and a smaller granularity of power consumption control can be realized, and the state of the processor core is backed up to a nonvolatile memory corresponding to the trigger, and the nonvolatileity corresponding to the trigger Memory can be designed to be much smaller than centralized memory, thus providing the conditions for drastically reducing power consumption.

The above embodiment provides a solution for how to cut off the power supply and reduce the power consumption. The embodiment of the present invention further provides a solution for restoring the power supply and completing the state recovery of the processor core, as follows: Further, the power supply to the processor core is cut off. After that, the above method further includes:

Receiving the result data of the operation operation corresponding to the operation information, first restoring the power supply to the processor core, and then transmitting a recovery control signal to the processor core, so that the trigger is to be stored in the non-volatile memory. The state of the core is restored to the above processor core.

In the present embodiment, since the reception of the result data means that the processor core can continue to operate without continuing to wait, the present embodiment uses the result data to trigger the restoration of the power supply, and then the state recovery is performed.

The processor core of the embodiment of the present invention may be a processor core on a single core processor, or may be a processor core in a many-core processor (including two or more processor cores), for multi-core processing. In terms of processor cores, external communication and communication between processor cores can be passed through the on-chip network router. The result data may be derived from an on-chip network router, as follows: Optionally, the result data of the operation corresponding to receiving the operation information includes: receiving the foregoing returned by the on-chip network router The operation information corresponds to the result data of the operation.

In this example, the operation information from the processor core may be obtained by active monitoring or may be actively sent by the processor core. The specific implementation scheme may be selected according to the design requirements of the processor-related chip, optionally, the foregoing acquisition. The operational information from the processor core includes:

The operation behavior of the processor core is monitored to obtain operation information of the processor core, or the operation information sent by the processor core is received.

For implementations that send operational information by the processor core, the processor core can send all of the operational information to the device that implements power management, or can send operational information when it is determined that transmission is needed. A rule for the processor core to determine whether it is necessary to send operation information (which may be referred to as an operation information transmission rule), and may refer to the foregoing rule (whether a backup control rule) that needs to be backed up.

Optionally, determining, according to the foregoing operation information, whether to back up the processor core, the method includes: comparing the operation information with a pre-configured backup control rule, and determining, if the operation information meets a pre-configured backup control rule, determining A backup is required.

The backup control rule may be a rule corresponding to the operation information, and the backup control rule is set according to the delay of the operation information may exceed a predetermined threshold; for example: the time of some types of operations exceeds a predetermined threshold, or some If the operation time exceeds the predetermined threshold, or the operation result of some operations may cause the subsequent operation time to exceed the predetermined threshold, the following method may be used to determine that the processor core needs to be backed up: the preset will be generated more than the predetermined width The operation type, the operation name, and/or the operation result information of the value delay operation are backup control rules; if the acquired operation information satisfies the above backup control rule ¹ J, it is determined that the processor core needs to be backed up.

In this embodiment, whether the operation information transmission rule is configured in the processor core or the backup control rule is configured in the device that implements the power consumption control, the operation can be flexibly controlled to perform backup on the processor core, and the implementation is accurate to specific. Power consumption control of the operation, thereby increasing the flexibility of power control and reducing power consumption.

The processor in the embodiment of the present invention may include a plurality of processor cores. Since the processor core and the flip-flop have a corresponding relationship, when the processor core has two or more processor cores, The trigger can respond to the backup requirements of the corresponding processor core in time, so the above will be Backing up the state of the processor core to the non-volatile memory corresponding to the above trigger will actually be: backing up the state of the processor core in parallel to the non-volatile memory corresponding to the trigger.

Since the state of the processor core is backed up by the trigger of the processor core and the non-volatile memory corresponding to the trigger is distributed, parallel backup can be implemented. Compared to the serial method, the speed is faster.

Optionally, the operation information is: operation information corresponding to an operation to generate a delay exceeding a predetermined threshold.

In the embodiment of the present invention, the operation information may be operation information corresponding to any operation, but actually the operation information that needs to be backed up is not all operation information, for example, those operations with a short delay may not be performed. Backup, which can reduce the number of backup/recovery and power switching times, and improve the running speed of the processor. In the embodiment of the present invention, the predetermined threshold of the delay can be arbitrarily set, and the longer setting can reduce the backup/recovery. The number of times and the number of power-on switches increase the running speed of the processor. If the setting is shorter, the effect of lower power consumption can be achieved. There are many operations with long delays, for example: access to I/O devices, cache The operation of accessing external memory caused by Cache Miss.

The following embodiments illustrate specific implementations of the embodiments of the present invention. In the following examples, the application scenario is a many-core processor.

There are two technical problems that are mainly solved by the embodiments of the present invention. One is to use a centralized non-volatile memory to implement state backup and recovery, which has high power consumption and slow speed. The second is to generate unnecessary read and write access to the non-volatile memory. The technical aim of the embodiment of the present invention is to realize low-power design and fine-grained power management of the processor by using non-volatile technology without affecting the life and performance of the processor.

The main idea of the embodiment in the subsequent multi-core processor application scenario is to use a non-volatile management unit (the non-volatile management sheet is a device for implementing power consumption management, and the power consumption management device in the subsequent embodiment) The main functions are the same), monitor and judge the specific operation of the processor core, control the trigger of the processor core to perform backup and recovery based on the judgment result, and control the power supply to the processor core through the trigger to achieve fine-grained processing. Power management.

For the technical problems involved in the foregoing multi-core processor application scenario, the present embodiment proposes a technical solution for reducing the power consumption of the multi-core processor, and provides fine-grained use of the characteristics of the fast backup/restore of the trigger. Power management capabilities to reduce processor power consumption. In this embodiment, the trigger may be a Non-Volatile Flip-Flop (NVFF).

Backup and recovery, mainly consists of two parts:

1. When the processor core performs a specific operation (such as accessing the external memory after the Cache Miss occurs during the access to the Cache, accessing the I/O device and other long delay operations), backing up the state to the trigger, turning off the processor core power supply. ;

2. After the above specific operations are completed, the power is restored, and the state of the processor core is recovered from the non-volatile memory through the flip-flop, and then continues to work.

Referring to FIG. 2A, FIG. 2B is a schematic structural diagram of a multi-core processor according to an embodiment of the present invention, and FIG. 2B is a schematic structural diagram of a processor node (including a processor core and an attached component) in the multi-core processor.

In the schematic diagram shown in FIG. 2A, one circle represents a processor node, which communicates with external components; external components may include: ETH (EtherNet, Ethernet), MemC (memory controller) MAC (Media Access Control, Media Access Control) SATA (Serial Advanced Technology Attachment).

In Figure 2A, a nonvolatile, multi-core processor includes a number of processor nodes that communicate with peripherals, memory controllers, and an on-chip network.

In FIG. 2B, the processor node includes a processor core 100, a non-volatile management unit 101, and an on-chip network router 102. The trigger establishes a connection between the processor core and the non-volatile memory to make non-volatile. The memory acts as a cache for the processor core;

In the structure of the above processor node, when the processor core 100 performs a specific operation (such as Cache)

Miss, accessing the I/O device and other long delay operation), and sending the operation information to the non-volatile management unit 101; the non-volatile management unit 101 determines the received operation information, and controls the processor according to the judgment result. Core backup/recovery and power/power down. The specific implementation scheme is as follows. Please refer to Figure 2A, Figure 2B and Figure 3 together:

In the embodiment of the present invention, a nonvolatile management unit for backup/recovery control and power supply control

101, its structure is shown in Figure 3:

The non-volatile management unit 101 includes: a backup/restore signal generating module 310, a processor operation detecting module 320, and a power supply control module 330. The processor operation detecting module 320 includes a plurality of backup control rule items 321, the functions of which are: Backup/restore signal generation module 310: generating a control signal required to cause a trigger to perform a backup/restore operation;

The processor operation detecting module 320: receives specific operation information of the processor core 100, determines whether a state backup of the processor core is required to be performed based on the operation information, and receives result data corresponding to the operation information returned by the above-mentioned operation information returned by the on-chip network router 102, and controls The backup/restore signal generation module 310 generates a recovery control signal to restore the state of the previous backup to the processor core 100;

The backup control rule item 321 : the processor operation detecting module 320 searches the operation information of the processor core 100 in the plurality of backup control rule items 321 , and determines whether the processor core 100 needs to perform state backup based on the search result. Depending on the specific design requirements, the backup control rule entry 321 can be fixed hardware logic or dynamically configured by software;

Power Control Module 330: Controls power to the processor core 100.

Based on the above hardware structure, the embodiment of the present invention utilizes a trigger to reduce the control flow of the multi-core processor power consumption. Please refer to FIG. 2A, FIG. 2B, FIG. 3 and FIG. 4 together:

401: The processor core 100 of the many-core processor works normally;

402: When a processor core 100 in a core processor is performing a specific operation (eg, accessing

The I/O device accesses the main storage equal-length delay operation when the Cache Miss is used, and sends the operation type and parameter information to the non-volatile management unit 101 corresponding to the processor core 100;

403: The processor operation detecting module 320 of the non-volatile management unit 101 determines whether a backup is needed according to the received operation type and parameter information, and if yes, enters 404, otherwise enters 401;

404: The backup/restore signal generating module 301 of the non-volatile management unit 101 generates backup control information to the processor core 100, so that the trigger of the processor core 100 backs up the state of the processor core 100 to the non-parallel manner. Volatile memory; then enter 405;

405: The power supply control module 330 turns off the power supply to the processor core 100; enters a wait state until the on-chip network router 102 returns the result data of the specific operation, and proceeds to 406;

406: The power supply control module 330 resumes power supply to the processor core 100, and then enters 407;

407: The backup/restore signal generating module 301 of the non-volatile management unit 101 generates recovery control information to the processor core 100, so that the trigger of the processor core 100 will back up the processor core 100 of the non-volatile memory. The state is restored to the above processor core 100; then, 401 is entered. After the processor core 100 is powered back in step 406, the processor core 100 receives the return of the on-chip network router 102. Result data.

In the embodiment of the present invention, each processor core can be powered off until the end of the operation when performing a specific operation (especially a long delay operation), which can effectively reduce the power consumption of the processor and improve the performance-to-power ratio.

The embodiment of the present invention uses a configurable non-volatile management unit to provide fine-grained power management capabilities for different types of specific operations, and to reduce the impact on processor performance, and to reduce backup and recovery operations. Loss of life of the device.

The embodiment of the invention further provides a power consumption management device, as shown in FIG. 5, including:

a processor operation detecting module 501, configured to acquire operation information from the processor core;

The signal generating module 502 is configured to: if it is determined that the processor core needs to be backed up according to the operation information acquired by the processor operation detecting module 501, send a backup control signal to the trigger of the processor core to enable the processor core The trigger backs up the state of the processor core to the non-volatile memory corresponding to the trigger;

The power supply control module 503 is configured to cut off power supply to the processor core after the signal generation module 502 sends the backup control signal.

The operation information is used to determine whether the processor core needs to be backed up in the embodiment of the present invention. The rule for determining whether the backup needs to be performed may be preset, and the setting manner may be implemented by fixed hardware logic or by software. Dynamic configuration, both solutions are feasible for the embodiments of the present invention, and the embodiments of the present invention are not limited thereto. In this embodiment, operation information that needs to be backed up is generated, and generally corresponds to operation information that may generate a long delay, for example, an operation name of an operation of accessing an I/O device, and a Cache (cache) access process. The operation result of the cache hit failure (Cache Miss) may be the operation name of the operation of accessing the external memory after Cache Miss.

In the embodiment of the present invention, the backup control rule may be a rule corresponding to the operation information, and the backup control rule is set according to the delay that the operation information may cause to exceed a predetermined threshold; for example: a certain class If the operation time of the type exceeds the predetermined threshold, or the time of some operations exceeds the predetermined threshold, or the operation result of some operations causes the time of the subsequent operation to exceed the predetermined threshold, the following method may be used to determine the need for the above The processor core performs backup: presets the operation type, operation name, and/or operation result information of the operation to generate a delay exceeding a predetermined threshold as a backup control rule; if the acquired operation information satisfies the backup control rule, it is determined that Back up the above processor core.

The above embodiment provides a solution for how to cut off the power supply and reduce the power consumption. The embodiment of the present invention further provides a solution for restoring the power supply and completing the state recovery of the processor core, which is specifically as follows: Further, the processor operates the detection module 501, After receiving the power supply to the processor core by the power supply control module 503, receiving the result data of the operation corresponding to the operation information;

The power supply control module 503 is further configured to resume power supply to the processor core if the processor operation detecting module 501 receives the result data of the operation operation corresponding to the operation information;

The signal generating module 502 is further configured to: after the power supply control module 503 resumes power supply to the processor core, send a resume control signal to the processor core, so that the trigger is to be stored in the non-volatile memory. The state of the processor core is restored to the above processor core.

The processor core of the embodiment of the present invention may be a processor core on a single core processor, or may be a processor core in a many-core processor (including two or more processor cores), for multi-core processing. For the device, the communication between the processor core and the external communication and the processor core can be realized by the on-chip network router. Therefore, for the device that implements power consumption management, the source of the result data can be derived from the tablet network. The router is specifically configured as follows: Optionally, the processor operation detecting module 501 is configured to: after the power supply control module 503 cuts off power supply to the processor core, receive the result data of the operation operation corresponding to the operation information returned by the on-chip network router. .

In this example, the operation information from the processor core may be obtained by active monitoring or may be actively sent by the processor core. The specific implementation scheme may be selected according to the design requirements of the processor-related chip, optionally, the foregoing processing. The operation information of the controller core is obtained by the processor operation detection module 501 monitoring the operation behavior of the processor core, or the operation information of the processor core is received by the processor operation detection module 501 from the processor core.

Optionally, as shown in FIG. 6, the processor operation detecting module 501 includes: a backup control rule storage unit 601 and a processor operation detecting unit 602;

The backup control rule storage unit 601 is configured to store the pre-configured backup control rule. The processor operation detecting unit 602 is configured to compare the operation information with the backup control rule stored in the backup control rule storage unit 601. If the above operation information meets the pre-configured backup control rules, it is determined that a backup is required.

In this example, whether the operation information transmission rule is configured in the processor core or the backup control rule is configured in the device that implements the power consumption control, the operation can be flexibly controlled to perform backup on the processor core, and the implementation is accurate to specific. Power consumption control of the operation, thereby increasing the flexibility of power control and reducing power consumption.

The processor in the embodiment of the present invention may include a plurality of processor cores. Since the processor core and the flip-flop have a corresponding relationship, when the processor core has two or more processor cores, The above-mentioned backup of the state of the processor core to the non-volatile memory corresponding to the trigger is actually: backing up the state of the processor core in parallel to the non-volatile memory corresponding to the trigger.

Since the state of the processor core is backed up by the trigger of the processor core, and the non-volatile memory corresponding to the trigger is distributed, parallel backup can be implemented. Compared to the serial way, speed Faster.

The embodiment of the present invention further provides a processor, as shown in FIG. 7, comprising: a processor core 701, or two or more processor cores 701; if the processor includes two or two In the above processor core 701, the processor core 701 establishes a communicable connection between the processor cores 702. The processor further includes: a power consumption management device 703 connected to the processor core 701, and the power consumption management. The device 703 is a power consumption management device according to any one of the embodiments of the present invention.

In the embodiment of the present invention, the number of the processor core 701, the power consumption management device 703, and the on-chip network router 702 may be any number. The number shown in FIG. 7 is not to be construed as limiting the embodiment of the present invention.

In this example, whether the operation information transmission rule is configured in the processor core or the backup control rule is configured in the device that implements the power consumption control, the operation can be flexibly controlled. Backups are performed to achieve power consumption control that is accurate to specific operations, thereby increasing power control flexibility and reducing power consumption.

It should be noted that the above devices are only divided according to functional logic, but are not limited to the above divisions, as long as the corresponding functions can be implemented; in addition, the specific names of the functional units are only for the purpose of distinguishing from each other, and are not used. To limit the scope of protection of the present invention.

In addition, those skilled in the art can understand that all or part of the steps in implementing the foregoing method embodiments can be completed by a program to instruct related hardware, and the corresponding program can be stored in a computer readable storage medium. The storage medium mentioned may be a read only memory, a magnetic disk or an optical disk or the like.

The above is only a preferred embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily think of changes or replacements within the technical scope disclosed by the embodiments of the present invention. All should be covered by the scope of the present invention. Therefore, the scope of protection of the present invention should be determined by the scope of the claims.

Claims

Rights request

A power management method, characterized in that:

Obtaining operational information from the processor core;

2. The method according to claim 1, wherein after the power supply to the processor core is cut off, the method further includes:

The method according to claim 2, wherein the receiving the result data corresponding to the operation information comprises:

The method according to any one of claims 1 to 3, wherein the obtaining operation information from the processor core comprises:

Monitoring the operation behavior of the processor core to obtain operation information of the processor core, or receiving operation information sent by the processor core.

The method according to any one of claims 1 to 3, wherein the determining, according to the operation information, whether the backup of the processor core is required comprises:

The method according to any one of claims 1 to 3, characterized in that the operation information is: operation information corresponding to an operation of generating a delay exceeding a predetermined threshold.

7. A power management device, comprising:

a processor operation detecting module, configured to acquire operation information from the processor core;

a signal generating module, configured to send a backup control to a trigger of the processor core, if it is determined that the processor core needs to be backed up according to the operation information acquired by the processor operation detecting module Signaling, causing a trigger of the processor core to back up a state of the processor core to a non-volatile memory corresponding to the trigger;

8. The power management apparatus according to claim 7, wherein:

The processor operation detecting module is further configured to: after the power supply control module cuts off power supply to the processor core, receive result data corresponding to the operation information;

9. The power management apparatus according to claim 8, wherein:

The processor operation detecting module is configured to receive, after the power supply control module cuts off power supply to the processor core, the result data corresponding to the operation information returned by the on-chip network router.

The power consumption management apparatus according to any one of claims 7 to 9, wherein the operation information of the processor core is obtained by the processor operation detection module monitoring an operation behavior of the processor core, or The operation information of the processor core is received by the processor operation detection module from the processor core.

The power consumption management apparatus according to any one of claims 7 to 9, wherein the processor operation detecting module comprises: a backup control rule storage unit and a processor operation detecting unit; and the backup control rule storage unit And the processor operation detecting unit is configured to compare the operation information with a backup control rule stored in the backup control rule storage unit, if the operation information meets Pre-configured backup control rules determine that a backup is required.

The power consumption management device according to any one of claims 7 to 9, wherein the operation information is: operation information corresponding to an operation of generating a delay exceeding a predetermined threshold.

13. A processor, comprising: a processor core, or two or more processor cores; if the processor comprises two or more processor cores, between processor cores Through the chip The network router establishes a communicable connection; and is characterized by:

A power management device connected to the processor core, wherein the power consumption management device is the power consumption management device according to any one of claims 7 to 12.