WO2015182361A1 - Circuit d'amplification et capteur d'image - Google Patents
Circuit d'amplification et capteur d'image Download PDFInfo
- Publication number
- WO2015182361A1 WO2015182361A1 PCT/JP2015/063488 JP2015063488W WO2015182361A1 WO 2015182361 A1 WO2015182361 A1 WO 2015182361A1 JP 2015063488 W JP2015063488 W JP 2015063488W WO 2015182361 A1 WO2015182361 A1 WO 2015182361A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- amplifier circuit
- switch
- current source
- amplification
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 63
- 230000003321 amplification Effects 0.000 claims description 87
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 87
- 230000010354 integration Effects 0.000 claims description 23
- 230000003071 parasitic effect Effects 0.000 abstract description 18
- 239000013256 coordination polymer Substances 0.000 description 19
- 238000010586 diagram Methods 0.000 description 18
- 101100041125 Arabidopsis thaliana RST1 gene Proteins 0.000 description 9
- 101100443250 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DIG1 gene Proteins 0.000 description 9
- 101100443251 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DIG2 gene Proteins 0.000 description 9
- 101100041128 Schizosaccharomyces pombe (strain 972 / ATCC 24843) rst2 gene Proteins 0.000 description 9
- 230000000875 corresponding effect Effects 0.000 description 8
- 238000004088 simulation Methods 0.000 description 6
- 230000001276 controlling effect Effects 0.000 description 5
- 230000007423 decrease Effects 0.000 description 5
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 101100508080 Entamoeba histolytica ICP2 gene Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/70—Charge amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Definitions
- the comparator opens and closes the first reset switch and the second reset switch according to the comparison result between the input voltage and the voltage at the first connection point.
- FIG. 3 is a diagram illustrating operation waveforms of the amplifier circuit according to the present embodiment.
- the amplifier circuit 2 amplifies the signal component of V PIX , that is, the difference between the voltage V CM and the voltage V PIX .
- the reset signals ⁇ RST1 and ⁇ RST2 are collectively referred to as a reset signal ⁇ RST .
- the capacitor C 1 is connected to a current source I CP1, one end of the voltage of the capacitor C 1, i.e., the voltage V FB becomes ramp descending in proportion to time.
- the voltage v FB after the time T from the start of the amplification operation is expressed by the following equation.
- Equation (14) is the number of times that the amplification operation is repeated.
- the second term of Equation (14) is referred to as an overshoot voltage v OS .
- V SIG decreases by the amount of the overshoot voltage v OS , and the accuracy of the gain A decreases.
- a current mirror circuit is used as the current source ICP2 , if V SIG decreases too much, the operating region of the MOSFET changes from the saturation region to the linear region, and the accuracy of the current mirror decreases. For this reason, problems such as deterioration of the linearity of gain A and gain error occur.
- the amplifier circuit 2 it is possible to reduce a gain error caused by variation in the current value of the current source and obtain a desired gain. Thereby, the amplification accuracy can be improved. Further, since the gain error can be reduced without increasing the channel length or channel width of the MOSFET, the circuit area can be reduced.
- FIG. 16 is a schematic configuration diagram illustrating an image sensor according to the present embodiment.
- this image sensor is a CMOS image sensor, and includes a pixel array 101, a row selection circuit 102, a readout circuit 103, and a control signal generation circuit 104.
- the image sensor may be configured to include the digital circuit 4.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
[Problème] La présente invention concerne un circuit d'amplification de faible superficie et de faible erreur de gain due à une capacité parasite, et un capteur d'image. [Solution] Selon un mode de réalisation de la présente invention, un circuit d'amplification (2) est doté d'une première et d'une deuxième source de courant (ICP1, ICP2), d'un premier et d'un deuxième condensateur intégré (C1, C2), d'un premier et d'un deuxième commutateur d'amplification (SA1, SA2), d'un premier et d'un deuxième commutateur de réinitialisation (SR1, SR2), et d'un comparateur (21). Le premier (deuxième) condensateur intégré est relié entre la première (deuxième) source de courant et une première (troisième) source de tension. Le premier (deuxième) commutateur d'amplification est relié entre la première (deuxième) source de courant et le premier (deuxième) condensateur intégré. Le premier (deuxième) commutateur de réinitialisation est relié entre un premier (deuxième) point de connexion au niveau duquel le premier (deuxième) condensateur intégré et le premier (deuxième) commutateur d'amplification sont reliés l'un à l'autre, et une deuxième (quatrième) source de tension. Le comparateur (21) ouvre/ferme le premier interrupteur de réinitialisation (SR1) et le deuxième commutateur de réinitialisation (SR2) correspondant aux résultats d'une comparaison entre une tension d'entrée et une tension au niveau du premier point de connexion.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-108426 | 2014-05-26 | ||
JP2014108426A JP2015226103A (ja) | 2014-05-26 | 2014-05-26 | 増幅回路及びイメージセンサ |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015182361A1 true WO2015182361A1 (fr) | 2015-12-03 |
Family
ID=54698701
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/063488 WO2015182361A1 (fr) | 2014-05-26 | 2015-05-11 | Circuit d'amplification et capteur d'image |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2015226103A (fr) |
WO (1) | WO2015182361A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9912898B2 (en) | 2015-09-09 | 2018-03-06 | Kabushiki Kaisha Toshiba | Amplifier, electric circuit, and image sensor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7242331B1 (en) * | 2006-03-29 | 2007-07-10 | Realtek Semiconductor Corp. | Error averaging comparator based switch capacitor circuit and method thereof |
-
2014
- 2014-05-26 JP JP2014108426A patent/JP2015226103A/ja active Pending
-
2015
- 2015-05-11 WO PCT/JP2015/063488 patent/WO2015182361A1/fr active Application Filing
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7242331B1 (en) * | 2006-03-29 | 2007-07-10 | Realtek Semiconductor Corp. | Error averaging comparator based switch capacitor circuit and method thereof |
Non-Patent Citations (2)
Title |
---|
J.K. FIORENZA ET AL.: "Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 41, no. 12, December 2006 (2006-12-01), pages 2658 - 2668, XP011150721, ISSN: 0018-9200 * |
N. KATIC ET AL.: "Column-separated compressive sampling scheme for low power CMOS image sensors", NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS, 16 June 2013 (2013-06-16), pages 3, XP032447571 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9912898B2 (en) | 2015-09-09 | 2018-03-06 | Kabushiki Kaisha Toshiba | Amplifier, electric circuit, and image sensor |
Also Published As
Publication number | Publication date |
---|---|
JP2015226103A (ja) | 2015-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7295143B2 (en) | Semiconductor integrated circuit device | |
CN106470322B (zh) | 减轻图像传感器的列固定图案噪声的读出电路 | |
US7535398B2 (en) | Correlated double-sampling circuit and cyclic analog-to-digital converter including the same | |
JP5801665B2 (ja) | 固体撮像装置、a/d変換器およびその制御方法 | |
KR20170079091A (ko) | 램프 신호 발생 장치 및 그를 이용한 씨모스 이미지 센서 | |
US7224306B2 (en) | Analog-to-digital converter in which settling time of amplifier circuit is reduced | |
CN109698918B (zh) | 单斜率比较装置及包括其的模数转换装置和cmos图像传感器 | |
US10079989B2 (en) | Image capturing device | |
KR102148801B1 (ko) | 램프 신호 발생 장치 및 그를 이용한 씨모스 이미지 센서 | |
US9331683B2 (en) | Ramp signal generator with noise canceling function | |
US9848154B2 (en) | Comparator with correlated double sampling scheme and operating method thereof | |
JP2008054256A (ja) | アナログデジタル変換器およびそれを用いた撮像回路 | |
WO2016191852A1 (fr) | Circuits de capteur d'image, et procédés | |
US11516421B2 (en) | Solid-state imaging device | |
US9667891B2 (en) | Image sensor | |
US9160948B2 (en) | Replica noise generator using pixel modeling and ramp signal generator including the same | |
US8723099B2 (en) | Solid-state imaging apparatus | |
KR102506833B1 (ko) | 램프 신호 발생 장치 및 그를 이용한 씨모스 이미지 센서 | |
WO2015182361A1 (fr) | Circuit d'amplification et capteur d'image | |
JP2017112605A (ja) | 撮像装置 | |
JP6445746B2 (ja) | 逐次比較型a/d変換装置、撮像装置、内視鏡および設定方法 | |
JP2014175930A (ja) | アナログデジタル変換器 | |
CN112640435A (zh) | 固态成像元件和电子设备 | |
JP2017055241A (ja) | 増幅器、電気回路、及びイメージセンサ | |
US8471753B1 (en) | Pipelined analog-to-digital converter and method for converting analog signal to digital signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15798671 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15798671 Country of ref document: EP Kind code of ref document: A1 |