WO2015018168A1 - 阵列基板、显示装置及显示装置驱动方法 - Google Patents

阵列基板、显示装置及显示装置驱动方法 Download PDF

Info

Publication number
WO2015018168A1
WO2015018168A1 PCT/CN2013/090780 CN2013090780W WO2015018168A1 WO 2015018168 A1 WO2015018168 A1 WO 2015018168A1 CN 2013090780 W CN2013090780 W CN 2013090780W WO 2015018168 A1 WO2015018168 A1 WO 2015018168A1
Authority
WO
WIPO (PCT)
Prior art keywords
sub
row
pixels
common electrode
gate lines
Prior art date
Application number
PCT/CN2013/090780
Other languages
English (en)
French (fr)
Inventor
严允晟
金熙哲
林允植
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US14/354,952 priority Critical patent/US9786238B2/en
Publication of WO2015018168A1 publication Critical patent/WO2015018168A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/133345—Insulating layers
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0213—Addressing of scan or signal lines controlling the sequence of the scanning lines with respect to the patterns to be displayed, e.g. to save power
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0221—Addressing of scan or signal lines with use of split matrices
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0204—Compensation of DC component across the pixels in flat panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display

Definitions

  • the present invention relates to the field of display technologies, and in particular, to an array substrate, a display device, and a display device driving method. Background technique
  • TFT-LCD Thin Film Transistor-Liquid Crystal Display
  • the basic imaging unit of the liquid crystal display panel is a sub-pixel having a capacitive effect in the liquid crystal display panel structure, as long as a sufficient driving voltage is applied across the capacitor to display an image; and the voltage applied across the capacitor is common Voltage and data voltage. Therefore, if the voltage applied across the capacitor does not perform positive and negative polarity inversion, the sub-pixels of the display image are charged for a long period of time by a DC voltage of the same polarity, and the liquid crystal alignment layer between the common electrode and the pixel electrode and The liquid crystal layer accumulates a certain amount of charge for a long period of time, as shown in FIG.
  • the polarity inversion driving method mainly includes frame inversion, line inversion, and dot inversion.
  • the polarity of all sub-pixels is all positive.
  • the polarities of all sub-pixels are all negative.
  • the polarities of all sub-pixels are all positive.
  • the polarities of the odd row sub-pixels are all positive, the polarities of the even-row sub-pixels are all negative, and in the Nth frame, the poles of the odd-row sub-pixels The polarity is all negative, and the polarity of even-numbered sub-pixels is all positive. In the N+1th frame, the polarity of the odd-line sub-pixels is all positive, the polarity of the even-numbered sub-pixels is all negative, and so on.
  • the line inversion drive mode For another example, in one frame, if the polarity of any two adjacent sub-pixels is opposite, the dot inversion driving mode is adopted.
  • the driving voltage Due to frame inverse In the driving mode, the driving voltage is large, the power consumption is high, and the flicker phenomenon is serious. In the dot inversion driving mode, the circuit is too complicated and the driving control is cumbersome, so the driving voltage is small and the power consumption is low.
  • the drive mode has been widely used.
  • the row inversion driving method in the prior art is generally implemented by inverting the common voltage of each row of sub-pixels, that is, the polarity of the data voltage is constant, and the data voltage is relatively opposite due to the alternating polarity of the common voltage.
  • the positive and negative of the common voltage alternate.
  • adjacent sub-pixels may affect each other, crosstalk occurs, and a horizontal line phenomenon occurs, affecting the image. display effect. Summary of the invention
  • An object of the present invention is to provide an array substrate capable of reducing or eliminating the occurrence of a horizontal line phenomenon in a row inversion driving method, a display device using the array substrate, and a method of driving the display device, thereby improving the display effect of the display device and improving user experience.
  • An array substrate comprising: a plurality of rows of sub-pixels; a gate line disposed on both sides of each row of sub-pixels, wherein, for any row of sub-pixels, a sub-pixel located in an odd-numbered column and a gate line on a side of the row of sub-pixels Connected, the sub-pixels in the even columns are connected to the gate lines on the other side of the row of sub-pixels; for any two adjacent rows of sub-pixels, the sub-pixels in the same column are connected to different gate lines.
  • the common electrode line is disposed corresponding to each row of gate lines, and the common electrodes of the sub-pixels connected to the same gate line are connected in series and then connected to the common electrode line corresponding to the row gate line.
  • the sub-pixel further includes a pixel electrode disposed in a different layer from the common electrode; an insulating layer is disposed between the pixel electrode and the common electrode; the insulating layer has a thickness greater than 0.75 ⁇ m and less than 2 ⁇ ⁇ 1.
  • the insulating layer has a thickness of 1. 4 ⁇ ⁇ 1 to 1. 6 ⁇ ⁇ 1.
  • At least one of the common electrode and the pixel electrode is a comb electrode.
  • the present invention also provides a display device including the above array substrate.
  • the display device further includes a driving device connected to the array substrate; the array substrate further includes: a common electrode line disposed corresponding to each row of gate lines; and a data line disposed on both sides of each column of sub-pixels
  • the driving device includes:
  • a common electrode line connection is used to sequentially apply a common voltage to each row of common electrode lines.
  • the present invention also provides a display device driving method for driving the above display device, comprising: sequentially loading a scan signal on each row of gate lines, scanning a sub-pixel connected to the row gate line; and writing the scanned sub-pixel Into the data signal.
  • the method further includes: sequentially applying a common voltage to each row of the common electrode lines; and each time the scan signal is loaded to one row of gate lines, the polarity of the common voltage is inverted once.
  • the polarity of the data signal is inverted once.
  • the array substrate connects the sub-pixels located in the odd-numbered columns and the sub-pixels located in the even-numbered columns in a row of sub-pixels to different gate lines, SP, so that the respective sub-pixels connected to the same gate line do not phase each other. Neighbor, so that when performing line scan driving, it can be charged in a zigzag manner, and each sub-pixel does not affect each other, thereby avoiding the occurrence of crosstalk, thereby solving the horizontal line that may occur in the line inversion driving mode at the source.
  • the phenomenon achieves the purpose of improving the display effect of the display device and improving the user experience.
  • Figure 1 is a schematic view showing the principle of polarization of liquid crystal molecules
  • FIG. 2 is a schematic diagram showing the polarity change of each sub-pixel in the row inversion driving method in the prior art
  • FIG. 3 is a schematic structural view of the array substrate in the embodiment of the present invention
  • FIG. 4 is a schematic diagram showing changes in polarity of each sub-pixel in the row inversion driving method in the embodiment of the present invention.
  • 1 gate line
  • 2 data line
  • 4 pixel electrode
  • 5 common electrode
  • 6 common electrode Connection line
  • 7 Thin film transistor.
  • an array substrate is first provided;
  • the array substrate mainly includes a substrate substrate (not shown), and the gate lines 1 and the data lines 2 are vertically and horizontally staggered on the substrate substrate.
  • the gate line 1 and the data line 2 define a pixel area arranged in a matrix, and each pixel area is provided with one sub-pixel, that is, each row of sub-pixels is provided with a row of gate lines on each side thereof, and each column A column of data lines is disposed on both sides of the pixel;
  • the sub-pixel mainly includes a thin film transistor 7, a pixel electrode 4, a common electrode 5, and the like;
  • the thin film transistor 7 includes a gate electrode, a source electrode, and a drain electrode, and a gate electrode and a gate line of the thin film transistor 7 1 is connected, the thin film transistor 7 is turned on or off according to the scan signal input from the gate line 1.
  • the source electrode of the thin film transistor 7 is connected to the data line 2, and the drain electrode is connected to the pixel electrode 4, when the thin film transistor 7 is in an on state.
  • the data voltage on the data line 2 is applied to the pixel electrode 4, and the data voltage on the pixel electrode 4 forms a driving electric field with the common voltage on the common electrode 5, driving the liquid crystal molecules to perform no Degree of deflection of the screen, in order to achieve different gray display.
  • One of the main improvement points of the present invention is that, for any row of sub-pixels, the sub-pixels located in the odd-numbered columns are connected to the gate lines on one side of the row of sub-pixels, and the sub-pixels located in the even-numbered columns are combined with the row of sub-pixels.
  • a gate line connection on one side (of course, odd and even numbers are relative, not limited herein); and for any two adjacent rows of sub-pixels, sub-pixels located in the same column are connected to different gate lines; further, For any row of sub-pixels, adjacent sub-pixels are connected to different data lines; further, sub-pixels located in the same column are connected to the same data line; for example, as shown in FIG.
  • one of the modes is usually realized by inverting the common voltage of each row of sub-pixels, that is, the polarity of the data voltage is constant, and the data voltage is relatively changed due to the alternating polarity of the common voltage.
  • the positive and negative voltages of the common voltage alternate, so that the polarity of the data voltage is constant, so the data voltage required can be greatly reduced, thereby reducing power consumption.
  • the common electrode lines corresponding to the gate lines of each row are also provided;
  • the common electrodes of the sub-pixels are connected in series to the common electrode line corresponding to the row gate line; for example, the common electrode 5 connected to the sub-pixels of the same gate line is connected in series through the common electrode connection line 6 and connected to the common electrode line ;
  • SP for any two adjacent rows of sub-pixels, the sub-pixel common electrode of the odd-numbered column of the first row of sub-pixels is concatenated with the sub-pixel common electrode of the even-numbered column of the second row of sub-pixels;
  • the sub-pixel common electrode of the even column of the pixel is connected in series with the sub-pixel common electrode of the odd column of the second row of sub-pixels.
  • the common electrodes 5 of the pixels are connected by the common electrode connection line 6, so that the simultaneous change of the common voltage of the sub-pixels connected to the m+1th gate line can be conveniently realized (where m and n are both greater than or equal to 1) Positive integer).
  • the common voltages of the common electrode lines corresponding to the adjacent two rows of gate lines are opposite in polarity; for example, the common voltage of the common electrode line (Vcoml shown in FIG. 3) corresponding to one row of gate lines is positive polarity, and the other gate line is The common voltage of the corresponding common electrode line (Vcom2 shown in FIG. 3) is negative polarity. That is, the common voltage of the common electrode line disposed corresponding to each row of gate lines alternates polarity.
  • the "polarity" of the voltage is not directly compared to the ground voltage, but rather the common voltage relative to the data voltage.
  • the common voltage is positive, indicating that the common voltage is greater than the data voltage; the common voltage is negative, indicating that the common voltage is less than the data voltage; and vice versa.
  • the "polarity" of the data voltage is not directly compared to the ground voltage, but relative to the common voltage; the "polarity" of the sub-pixel is also the common voltage of the sub-pixel relative to its data voltage.
  • the data voltage on the pixel electrode 4 forms a driving electric field with the common voltage on the common electrode 5, thereby driving the liquid crystal molecules to perform different degrees of deflection to achieve different gray scales.
  • the screen is displayed.
  • this since there is a parasitic capacitance between the common electrode 5 and the gate line 1, this affects the driving electric field, causing distortion of the picture display.
  • a better solution is to increase the thickness of the insulating layer between the common electrode 5 and the pixel electrode 4, thereby reducing the common electrode 5 and the gate line 1.
  • the parasitic capacitance between them causes a decrease in the capacitance of the pixel, that is, the capacitance formed by the pixel electrode 4 and the common electrode 5, so that a large data voltage is required.
  • the thickness of the insulating layer between the common electrode 5 and the pixel electrode 4 is usually 0.75 ⁇ m, and the required data voltage is at most about 13 V, and the insulation between the common electrode 5 and the pixel electrode 4 is used. After the thickness of the layer is increased to 1.5 ⁇ m, the required data voltage is about 25V at most; and the increase of the data voltage greatly increases the possibility of crosstalk between adjacent sub-pixels during row inversion driving, that is, the increase The probability of a horizontal line phenomenon occurring.
  • the thickness of the insulating layer between the electrode 5 and the pixel electrode 4 can be increased, for example, to 2 ⁇ m or the like. After a lot of practice, the thickness of the insulating layer between the common electrode 5 and the pixel electrode 4 is 1. 4 ⁇ ⁇ -1. 6 ⁇ ⁇ (for example, may be 1. 5 ⁇ ⁇ ); The parasitic capacitance between the gate line 1 and the distortion of the picture display is reduced, and the increased data voltage is also in an acceptable range.
  • the common electrode and the pixel electrode may both be plate electrodes (ie, the electrodes are flat and have no openings, etc.), or may be comb electrodes (ie, have certain slits (openings) or distances between the electrodes) to ensure Both can form a driving electric field.
  • the pixel electrode and the common electrode are disposed in different layers, one of the common electrode and the pixel electrode is a comb electrode (i.e., having a certain slit (opening) or distance between the electrodes).
  • a multi-dimensional electric field can be formed by the electric field generated by the edge of the comb electrode in the same plane and the electric field generated between the comb electrode and the plate electrode, so that all the aligned liquid crystal molecules directly above the comb electrode and the plate electrode in the liquid crystal cell can be The rotation is generated, thereby improving the liquid crystal working efficiency and increasing the light transmission efficiency.
  • the common electrode of the odd-numbered column sub-pixels of one row and the common electrode of the even-numbered column sub-pixels of the other row of the adjacent two rows of sub-pixels are connected in series; the up-and-down zigzag connection manner can make the common electrode only need Cascading each sub-pixel close to the row gate line (or thin film transistor), occupying the sub-pixel display area as little as possible, without the need for a sub-image like the prior art
  • the common electrode of the element is connected in series through the intermediate area of the sub-pixel (ie, the display area) to avoid affecting the transmittance and display effect.
  • the pixel electrode is formed while the data line is formed, and the common electrode is located at the topmost layer, which is beneficial to the gate line and/or the gate line and/or as little as possible when the common electrode is connected in series.
  • the influence of the data line signal (the common electrode overlaps with the gate line and the data line in series, and there is an insulating layer between the data lines).
  • a display device is further provided.
  • the display device mainly includes a backlight module, a color filter substrate, and the array substrate.
  • the array substrate is disposed opposite to the color filter substrate, and is disposed between the array substrate and the color filter substrate.
  • a liquid crystal layer the backlight module is used to provide a light source for the display device;
  • the display device further includes a driving device connected to the array substrate, the driving device is mainly used for providing the display device with a required scanning signal, a data voltage, a common voltage, and the like;
  • the driving device in this embodiment includes a gate driver, a source driver, a common electrode driver, and the like.
  • the gate driver is respectively connected to each row of gate lines for sequentially loading scan signals for each row of gate lines, and the source drivers are respectively associated with Each column of data lines is connected to load data voltages for each column of data lines, and the common electrode driver is respectively connected to each row of common electrode lines for sequentially loading a common voltage for each row of common electrode lines.
  • the common electrode driver may include a first common electrode driver and a second common electrode driver, wherein common electrode lines that need to be loaded with common voltages of the same polarity are connected to the same common electrode driver.
  • the first common electrode driver is connected to a common electrode line that needs to be loaded with a positive common voltage
  • the second common electrode driver is connected to a common electrode line that needs to be loaded with a negative common voltage.
  • the first common electrode driver and the second common electrode driver may alternately output, and sequentially apply common voltages to the respective common electrode lines.
  • a method for driving the display device mainly includes: sequentially loading a scan signal on each row of gate lines, scanning a sub-pixel connected to the row gate line; and scanning the scanned sub-pixel The data signal is written; the common voltage is sequentially applied to the common electrode lines of the respective rows; meanwhile, in order to realize the row inversion driving, the common voltage or the data voltage may be alternately changed.
  • the driving method may be: sequentially loading a scan signal on each row of gate lines, and scanning the sub-pixels connected to the row gate lines; The scanned sub-pixel writes a data signal; and sequentially applies a common voltage to the scanned sub-pixel; the polarity of the common voltage is inverted once every time the scan signal is loaded to a row of gate lines. Specifically, it may be: keep the data voltage unchanged (or the polarity is unchanged) within a certain period of time (for example, within one frame), and load a scanning signal for the mth row gate line, located in the mth row 2n column and the 2n+ The thin film transistor 7 of the two columns of sub-pixels is turned on;
  • a positive common voltage is applied to the common electrode line connected to the scanned sub-pixels, and a positive common voltage is applied to the common electrode of the sub-pixels located in the 2nd nth column and the 2nd n+2th column of the mth row; a data voltage is applied to the data line connected to the sub-pixel, and the data voltage is written to the sub-pixel located in the 2nd nth row and the 2nd n+2th column of the mth row;
  • a negative common voltage is applied to the common electrode line connected to the scanned sub-pixel, and a negative common voltage is applied to the second n1, 2n+1 column and the m+1th row 2n, 2n+ at the mth row.
  • a positive common voltage is applied to the common electrode line connected to the scanned sub-pixel, and a positive common voltage is applied to the second n-1, the 2n+1 column and the m+2 row 2n in the m+1th row.
  • the display device in this embodiment is driven according to the above-described row inversion driving method (ie, the common voltage line inversion driving method), and the polarity of each sub-pixel is changed as shown in FIG. 4, and the dot inversion display effect is achieved.
  • the horizontal line phenomenon can be avoided; and the driving method in this embodiment is easier to implement and consumes less power than the dot inversion driving method.
  • the data voltage may be loaded in a manner that when a scan signal is applied to each row of gate lines, a data voltage is applied to each column of data lines.
  • the display device provided in this embodiment may also be driven by other row inversion modes.
  • the polarity of the data voltage may be alternately changed, that is, the scan signal is loaded to a row of gate lines, and the data voltage is pole. The polarity is reversed once; however, the required data voltage is too large, which in turn leads to an increase in power consumption; or it can be driven by other driving methods, and is not limited to the driving modes listed in this embodiment.
  • the data signal written in the sub-pixel is described by taking the data voltage as an example.
  • the data signal is not limited to the voltage signal, and as long as the polarity can be reversed, Other signals.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Power Engineering (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)

Abstract

一种阵列基板、显示装置及显示装置驱动方法。该阵列基板，通过将一行子像素中位于奇数列的子像素和位于偶数列的子像素分别连接至不同的栅线（1），即使得连接至同一栅线（1）的各个子像素互不相邻，这样在进行行扫描驱动时，可以实现上下曲折的方式充电，各个子像素间互不影响，避免了串扰的发生，从而在源头上解决了在行反转驱动方式中可能发生的横线现象，达到了改善显示装置的显示效果以及提升用户体验的目的。

Description

阵列基板、 显示装置及显示装置驱动方法 技术领域
本发明涉及显示技术领域， 具体涉及一种阵列基板、 显示装置及显示装 置驱动方法。 背景技术
薄膜晶体管液晶显示器 ( Thin Film Transistor-Liquid Crystal Display, TFT-LCD) 由于具有画面稳定、 图像逼真、 消除辐射、 节省空间以 及节省能耗等优点， 被广泛应用于电视、 手机、 显示器等电子产品中， 已占 据了平面显示领域的主导地位。
液晶显示面板的基本显像单位是子像素， 该子像素在液晶显示面板结构 中具有电容效应， 只要在电容两端施加足够的驱动电压就会显示图像； 而施 加在电容两端的电压分别是公共电压和数据电压。 因此， 如果施加在电容两 端上的电压不进行正负极性反转， 则显示图像的子像素被同一极性的直流电 压长期充电， 将会在公共电极和像素电极间的液晶取向层以及液晶层长期积 存一定电荷量， 如图 1 中所示， 这样会导致该子像素的显示不良： 严重的会 导致液晶极化而使该子像素的液晶失效， 轻微的影响亦将使得液晶显示面板 产生残像， 即显示会有一些底色存在， 且颜色对比也会下降。 因此， 施加在 电容两端的电压需要每隔一段时间进行一次极性反转。
现有技术中极性反转驱动方式主要有帧反转、 行反转以及点反转等。 例 如， 在第 N-1帧， 所有子像素的极性全为正， 在第 N帧， 所有子像素的极性 全为负， 在第 N+1帧， 所有子像素的极性全为正， 依此类推， 则为帧反转驱 动方式。 又例如， 如图 2 中所示， 在第 N-1 帧， 奇数行子像素的极性全为 正， 偶数行子像素的极性全为负， 在第 N帧， 奇数行子像素的极性全为负， 偶数行子像素的极性全为正， 在第 N+1帧， 奇数行子像素的极性全为正， 偶 数行子像素的极性全为负， 依此类推， 则为行反转驱动方式。 再例如， 在一 帧中， 任意相邻的两个子像素的极性相反， 则为点反转驱动方式。 由于帧反 转驱动方式中驱动电压较大， 功耗很高， 而且闪烁现象严重， 而点反转驱动 方式中， 电路过于复杂且驱动控制比较繁琐， 因此具有驱动电压较小且功耗 很低的行反转驱动方式得到了广泛的应用。
现有技术中的行反转驱动方式通常是通过反转每行子像素的公共电压来 实现的， 即数据电压极性不变， 而由于公共电压极性的交替变化， 从而使数 据电压相对于公共电压的正负交替变化。 然而， 由于施加在同一行相邻子像 素上的数据电压以及公共电压极性相同， 且距离很近， 因此相邻的子像素间 可能会彼此影响， 发生串扰， 导致出现横线现象， 影响图像显示效果。 发明内容
(一） 要解决的技术问题
本发明的目的在于提供一种能够减少或者消除行反转驱动方式中横线现 象发生的阵列基板， 应用该阵列基板的显示装置以及驱动该显示装置的方 法， 从而改善显示装置的显示效果， 提升用户体验。
(二） 技术方案
本发明技术方案如下：
一种阵列基板， 包括： 多行子像素； 设置在每一行子像素的两侧的栅线， 其中， 对于任意一行子像素， 位于奇数列的子像素均与该行子像素一侧的栅 线连接， 位于偶数列的子像素均与该行子像素另一侧的栅线连接； 对于任意 相邻两行子像素， 位于同一列的子像素连接至不同栅线。
优选的， 还包括与每行栅线对应设置的公共电极线， 连接至同一栅线的 子像素的公共电极之间串联后连接至该行栅线对应的公共电极线。
优选的， 所述子像素还包括与所述公共电极设置在不同层的像素电极； 所述像素电极与公共电极之间设置有绝缘层； 所述绝缘层厚度大于 0. 75 μ m 且小于 2 μ ΐΙ1。
优选的， 所述绝缘层厚度为 1. 4 μ ΐΙ1至 1. 6 μ ΐΙ1。
优选的， 所述公共电极和所述像素电极两者至少一方为梳状电极。
本发明还提供了一种包括上述阵列基板的显示装置。 优选的， 所述显示装置还包括与所述阵列基板连接的驱动装置； 所述阵 列基板还包括： 与每行栅线对应设置的公共电极线； 设置在每一列子像素的 两侧的数据线， 所述驱动装置包括：
栅极驱动器， 与所述栅线连接， 用于顺次为各行栅线加载扫描信号； 源极驱动器， 与所述数据线连接， 用于为数据线加载数据信号； 公共电极驱动器， 与所述公共电极线连接， 用于顺次为各行公共电极线 加载公共电压。
本发明还提供了一种驱动上述显示装置的显示装置驱动方法， 包括： 顺次在各行栅线加载扫描信号， 对该行栅线连接的子像素进行扫描； 对所述被扫描的子像素写入数据信号。
优选的， 还包括： 顺次为各行公共电极线加载公共电压； 所述扫描信号 每加载至一行栅线， 所述公共电压的极性反转一次。
优选的， 所述扫描信号每加载至一行栅线， 所述数据信号的极性反转一 次。
(三） 有益效果
本发明所提供的阵列基板， 通过将一行子像素中位于奇数列的子像素和 位于偶数列的子像素分别连接至不同的栅线， SP， 使连接至同一栅线的各个 子像素互不相邻， 这样在进行行扫描驱动时， 可以实现上下曲折的方式充电， 各个子像素间互不影响， 避免了串扰的发生， 从而在源头上解决了在行反转 驱动方式中可能发生的横线现象， 达到了改善显示装置的显示效果以及提升 用户体验的目的。 附图说明
图 1是液晶分子被极化的原理示意图；
图 2是现有技术中行反转驱动方式中各子像素的极性变化示意图； 图 3是本发明实施例中阵列基板的结构示意图；
图 4是本发明实施例中行反转驱动方式中各子像素的极性变化示意图。 图中： 1 : 栅线； 2: 数据线； 4： 像素电极； 5: 公共电极； 6: 公共电极 连接线； 7: 薄膜晶体管。 具体实舫式
下面结合附图和实施例， 对本发明的具体实施方式做进一步描述。 以下 实施例仅用于说明本发明， 不用来限制本发明的范围。
如图 3中所示， 本实施例中首先提供了一种阵列基板； 该阵列基板主要 包括衬底基板（未示出），在衬底基板上纵横交错的设置有栅线 1和数据线 2， 栅线 1和数据线 2限定出一个个呈矩阵排布的像素区域， 在每个像素区域均 设置有一个子像素， 即每一行子像素的两侧均设置有一行栅线， 每一列子像 素的两侧均设置有一列数据线； 子像素主要包括薄膜晶体管 7、 像素电极 4 以及公共电极 5等； 薄膜晶体管 7包括栅电极、 源电极以及漏电极， 薄膜晶 体管 7的栅电极与栅线 1连接， 根据栅线 1输入的扫描信号导通或者关断薄 膜晶体管 7， 薄膜晶体管 7的源电极与数据线 2连接， 漏电极与像素电极 4 连接， 在薄膜晶体管 7处于导通状态时， 数据线 2上的数据电压加载至像素 电极 4， 像素电极 4上的数据电压与公共电极 5上的公共电压形成驱动电场， 驱动液晶分子进行不同程度的偏转， 从而实现不同灰度的画面显示。 本发明 的主要改进点之一在于， 对于任意一行子像素， 将位于奇数列的子像素均与 该行子像素一侧的栅线连接， 将位于偶数列的子像素均与该行子像素另一侧 的栅线连接（当然， 奇数和偶数是相对而言， 在此不做限定）； 并且对于任意 相邻两行子像素， 位于同一列的子像素连接至不同的栅线； 进一步的， 对于 任意一行子像素， 相邻子像素连接至不同的数据线； 进一步的， 位于同一列 的子像素连接至相同的数据线； 例如， 如图 3中所示， 对于第 m行子像素， 位于第 2n-l、 2n+l列的子像素均与第 m+1行栅线连接， 位于 2n、 2n+2列的 子像素均与第 m行栅线连接， 对于第 m+1行子像素， 位于第 2n-l、 2n+l列的 子像素均与第 m+2行栅线连接， 位于 2n、 2n+2列的子像素均与第 m+1行栅线 连接 （m、 n均为大于等于 1 的正整数）； 这样由于连接至同一栅线的各个子 像素互不相邻， 在进行行扫描驱动时， 可以实现上下曲折的方式充电， 各个 子像素间互不影响， 避免了串扰的发生， 从而在源头上解决了在行反转驱动 方式中可能发生的横线现象， 达到了改善显示装置的显示效果以及提升用户 体验的目的。
在行反转驱动方式中， 方式之一通常是通过反转每行子像素的公共电压 来实现的， 即数据电压极性不变， 而由于公共电压极性的交替变化， 从而使 数据电压相对于公共电压的正负交替变化， 这样由于数据电压极性不变， 因 此能够大幅度减少所需提供的数据电压， 从而降低了功耗。 由于在进行行反 转驱动时， 连接至同一栅线的子像素的公共电压需要同时变化， 因此， 本实 施例中还设置了与每行栅线对应的公共电极线； 连接至同一行栅线的子像素 的公共电极之间串联后连接至该行栅线对应的公共电极线； 例如： 通过公共 电极连接线 6将连接至同一栅线的子像素的公共电极 5串联后连接至公共电 极线； SP， 对于任意相邻两行子像素， 位于其中第一行子像素的奇数列的子 像素公共电极与第二行子像素的偶数列的子像素公共电极串接； 位于其中第 一行子像素的偶数列的子像素公共电极与第二行子像素的奇数列的子像素公 共电极串接。具体如图 3所示， 歹妝 Π，第 m行第 2n-l列、第 m+1行第 2η列、 第 m行第 2n+l列、 第 m+1行第 2n+2列的子像素的公共电极 5之间通过公共 电极连接线 6连接， 这样能够方便的实现连接至第 m+1行栅线的子像素的公 共电压的同时变化 （其中， m、 n均为大于等于 1的正整数）。
进一步的， 相邻两行栅线对应的公共电极线的公共电压极性相反； 例如 其中一行栅线对应的公共电极线 （图 3所示的 Vcoml ) 的公共电压为正极性， 另一行栅线对应的公共电极线 （图 3所示的 Vcom2 ) 的公共电压为负极性。 也即， 与每行栅线对应设置的公共电极线的公共电压交替变换极性。
应当理解的是， 电压的 "极性"并不是直接与接地电压比较， 而是公共 电压相对数据电压而言的。 例如， 公共电压为正极性， 表示公共电压大于数 据电压； 公共电压为负极性， 表示公共电压小于数据电压； 反之亦然。 同理， 数据电压的 "极性"也并不是直接与接地电压比较， 而是相对公共电压而言 的； 子像素的 "极性"也是该子像素的公共电压相对其数据电压而言的。
在进行图像显示时， 像素电极 4上的数据电压与公共电极 5上的公共电 压形成驱动电场， 从而驱动液晶分子进行不同程度的偏转， 实现不同灰度的 画面显示。 但是由于在公共电极 5与栅线 1之间存在寄生电容， 这样就会对 驱动电场造成影响， 从而引起画面显示失真。 对此， 在像素电极和公共电极 设置在不同层时， 一种比较好的解决方案是增加公共电极 5与像素电极 4之 间的绝缘层的厚度， 从而减小公共电极 5与栅线 1之间的寄生电容； 但是这 样也会造成像素电容， 即像素电极 4与公共电极 5形成的电容的减小， 因此 需要使用较大的数据电压。 例如， 现有技术中公共电极 5与像素电极 4之间 的绝缘层的厚度通常为 0. 75 μ ιιι， 所需数据电压最大约为 13V， 而将公共电极 5与像素电极 4之间的绝缘层的厚度增加至 1. 5 μ m后， 所需数据电压最大约 为 25V; 而数据电压的增大， 则会大幅度增加行反转驱动时相邻子像素发生 串扰的可能， 即增加了横线现象发生的概率。 而如果利用本发明所提供的阵 列基板， 由于该阵列基板中连接至同一栅线的各个子像素间互不影响， 因此 杜绝了相邻子像素间发生串扰的可能， 从而可以放心的增大公共电极 5与像 素电极 4之间的绝缘层的厚度， 例如， 可以增加到 2 μ ιιι等。 经过大量实践发 现， 在公共电极 5与像素电极 4之间的绝缘层的厚度为 1. 4 μ ιιι-1. 6 μ ιιι (例 如可以是 1. 5 μ ιιι) 时； 既降低了公共电极 5与栅线 1之间的寄生电容， 减少 了画面显示的失真， 同时所增加的数据电压也处于可以接受的范围。
本实施例中， 公共电极和像素电极可以均为板状电极 （即电极为平板状 而无开口等）， 或者为梳状电极（即电极之间具有一定狭缝（开口）或距离）， 保证两者形成驱动电场即可。 优选的， 在像素电极和公共电极设置在不同层 时，公共电极和像素电极两者之一为梳状电极（即电极之间具有一定狭缝（开 口）或距离）。 这样， 可以通过同一平面内梳状电极边缘所产生的电场以及梳 状电极与板状电极间产生的电场形成多维电场， 使液晶盒内梳状电极和板状 电极正上方所有取向液晶分子都能够产生旋转， 从而提高了液晶工作效率并 增大了透光效率。
进一步的， 本实施例中， 将相邻两行子像素中， 一行的奇数列子像素的 公共电极和另一行的偶数列子像素的公共电极串联；这种上下曲折连接方式， 可以使得公共电极只需要在每个子像素靠近该行栅线 （或者薄膜晶体管） 的 地方进行串接， 尽可能少的占用子像素显示区域， 无需如现有技术那样子像 素的公共电极通过横贯子像素中间区域 （即显示区域） 实现串联， 避免影响 透过率和显示效果。
进一步的， 优选在制作薄膜晶体管阵列基板时， 形成数据线的同时制作 像素电极， 并且公共电极位于最顶层， 有利于公共电极串接后在输入公共电 压时尽可能少的受到栅线和 /或数据线信号的影响 （公共电极串接时与栅线、 数据线有交叠， 且与数据线之间有绝缘层）。
本实施例中还提供了一种显示装置， 该显示装置主要包括背光模组、 彩 膜基板以及上述阵列基板等组件； 阵列基板与彩膜基板相对设置， 在阵列基 板与彩膜基板之间设置有液晶层， 背光模组用于为显示装置提供光源； 该显 示装置还包括与阵列基板连接的驱动装置， 驱动装置主要用于为显示装置提 供所需的扫描信号、 数据电压以及公共电压等； 例如， 本实施例中的驱动装 置包括栅极驱动器、 源极驱动器以及公共电极驱动器等， 栅极驱动器分别与 各行栅线连接， 用于顺次为各行栅线加载扫描信号， 源极驱动器分别与各列 数据线连接， 用于为各列数据线加载数据电压， 公共电极驱动器分别与各行 公共电极线连接， 用于顺次为各行公共电极线加载公共电压。
可以理解的是， 公共电极驱动器可以包括第一公共电极驱动器和第二公 共电极驱动器， 其中， 需要加载相同极性公共电压的公共电极线连接到相同 的公共电极驱动器。 例如： 第一公共电极驱动器连接需要加载正极性公共电 压的公共电极线； 第二公共电极驱动器连接需要加载负极性公共电压的公共 电极线。 当然， 为了实现与每行栅线对应设置的公共电极线交替变换极性， 第一公共电极驱动器和第二公共电极驱动器可以交替进行输出， 顺次为各行 公共电极线加载公共电压。
本实施例中还提供了一种驱动上述显示装置的方法； 该驱动方法主要包 括： 顺次在各行栅线加载扫描信号， 对该行栅线连接的子像素进行扫描； 对 被扫描的子像素写入数据信号； 顺次为各行公共电极线加载公共电压； 同时， 为了实现行反转驱动， 可以使公共电压或者数据电压交替变化。
例如， 对于包括图 3中所示的阵列基板的显示装置， 该驱动方法可以是: 顺次在各行栅线加载扫描信号， 对该行栅线连接的子像素进行扫描； 对 所述被扫描的子像素写入数据信号；并顺次对被扫描的子像素加载公共电压; 扫描信号每加载至一行栅线时， 公共电压的极性反转一次。 具体可以是： 在 一定时间段内 （例如一帧内）， 保持数据电压不变 （或极性不变）， 为第 m行 栅线加载扫描信号， 位于第 m行第 2η列以及第 2η+2列的子像素的薄膜晶体 管 7导通；
在被扫描的子像素连接的公共电极线上加载正极性的公共电压， 正极性 的公共电压施加至位于第 m行第 2η列以及第 2η+2列的子像素的公共电极； 在被扫描的子像素连接的数据线上加载数据电压， 数据电压写入位于第 m行第 2η列以及第 2η+2列的子像素；
为第 m+1行栅线加载扫描信号， 位于第 m行第 2n-l、 2n+l列以及第 m+1 行第 2n、 2n+2列的子像素的薄膜晶体管 7导通；
在被扫描的子像素连接的公共电极线上加载负极性的公共电压， 负极性 的公共电压施加至位于第 m行第 2n-l、 2n+l列以及第 m+1行第 2n、 2n+2列 的子像素的公共电极；
在被扫描的子像素连接的数据线上加载数据电压， 数据电压写入位于第 m行第 2n-l、 2n+l列以及第 m+1行第 2n、 2n+2列的子像素；
为第 m+2行栅线加载扫描信号， 位于第 m+1行第 2n-l、 2n+l列以及第 m+2行第 2n、 2n+2列的子像素的薄膜晶体管 7导通；
在被扫描的子像素连接的公共电极线上加载正极性的公共电压， 正极性 的公共电压施加至位于第 m+1行第 2n-l、 2n+l列以及第 m+2行第 2n、 2n+2 列的子像素的公共电极；
在被扫描的子像素连接的数据线上加载数据电压， 数据电压写入位于第 m+1行第 2n-l、 2n+l列以及第 m+2行第 2n、 2n+2列的子像素； 依次类推， 直至完成对所有子像素的扫描。
根据上述行反转驱动方法 （即公共电压行反转驱动方法） 对本实施例中 的显示装置进行驱动， 各子像素的极性变化如图 4中所示， 并且达到了点反 转的显示效果， 可以避免出现横线现象； 而且相比于点反转驱动方式， 本实 施例中的驱动方式更加容易实施， 且功耗更低。 可以理解的是， 上述实施例中数据电压的加载方式还可以是对各行栅线 加载扫描信号时， 对各列数据线加载数据电压。
需要说明的是， 本实施例中所提供的显示装置也可以通过其他行反转方 式进行驱动， 例如， 可以交替变化数据电压的极性， 即扫描信号每加载至一 行栅线， 数据电压的极性反转一次； 但是这样所需的数据电压过大， 进而会 导致功耗的增加； 或者也可以通过其他驱动方式进行驱动， 并不局限于本实 施例中所列举的驱动方式。
在本实施例中， 以数据电压为例对写入子像素的数据信号进行了说明， 但是， 本领域技术人员应能理解， 数据信号不限于电压信号， 只要能够反转 极性， 也可以是其他信号。
以上实施方式仅用于说明本发明， 而并非对本发明的限制， 有关技术领 域的普通技术人员， 在不脱离本发明的精神和范围的情况下， 还可以做出各 种变化和变型， 因此所有等同的技术方案也属于本发明的保护范畴。

Claims

权利要求书
1、 一种阵列基板， 包括： 多行子像素； 设置在每一行子像素的两侧的栅 线， 其特征在于，
对于任意一行子像素， 位于奇数列的子像素均与该行子像素一侧的栅线 连接， 位于偶数列的子像素均与该行子像素另一侧的栅线连接；
对于任意相邻两行子像素， 位于同一列的子像素连接至不同栅线。
2、 根据权利要求 1所述的阵列基板， 其特征在于，
还包括与每行栅线对应设置的公共电极线； 连接至同一行栅线的子像素 的公共电极之间串联后连接至该行栅线对应的公共电极线。
3、 根据权利要求 2所述的阵列基板， 其特征在于，
所述子像素还包括与所述公共电极设置在不同层的像素电极； 所述像素 电极与公共电极之间设置有绝缘层； 所述绝缘层厚度大于 0. 75 μ ιιι且小于 2 μ m。
4、 根据权利要求 3所述的阵列基板， 其特征在于，
所述绝缘层厚度为 1. 4 μ m至 1. 6 μ m。
5、 根据权利要求 4所述的阵列基板， 其特征在于，
所述公共电极和所述像素电极两者至少一方为梳状电极。
6、 一种显示装置， 其特征在于，
包括根据权利要求 1所述的阵列基板。
7、 根据权利要求 6所述的显示装置， 其特征在于，
还包括与所述阵列基板连接的驱动装置；
所述阵列基板还包括： 与每行栅线对应设置的公共电极线； 设置在每一 列子像素的两侧的数据线，
所述驱动装置包括：
栅极驱动器， 与所述栅线连接， 用于顺次为各行栅线加载扫描信号； 源极驱动器， 与所述数据线连接， 用于为数据线加载数据信号； 公共电极驱动器， 与所述公共电极线连接， 用于顺次为各行公共电极线 加载公共电压。
8、 一种显示装置， 其特征在于，
包括根据权利要求 2-5任意一项所述的阵列基板。
9、 根据权利要求 8所述的显示装置， 其特征在于，
还包括与所述阵列基板连接的驱动装置；
所述阵列基板还包括设置在每一列子像素的两侧的数据线，
所述驱动装置包括：
栅极驱动器， 与所述栅线连接， 用于顺次为各行栅线加载扫描信号； 源极驱动器， 与所述数据线连接， 用于为数据线加载数据信号； 公共电极驱动器， 与所述公共电极线连接， 用于顺次为各行公共电极线 加载公共电压。
10、 一种显示装置驱动方法， 用于驱动根据权利要求 6或 8所述的显示 装置， 其特征在于，
包括：
顺次在各行栅线加载扫描信号， 对各行栅线连接的子像素进行扫描； 对所述被扫描的子像素写入数据信号。
11、 一种显示装置驱动方法， 用于驱动根据权利要求 7或 9所述的显示 装置， 其特征在于，
包括：
顺次在各行栅线加载扫描信号， 对各行栅线连接的子像素进行扫描； 对所述被扫描的子像素写入数据信号。
12、 根据权利要求 11所述的显示装置驱动方法， 其特征在于，
还包括：
顺次为各行公共电极线加载公共电压；所述扫描信号每加载至一行栅线， 所述公共电压的极性反转一次。
13、 根据权利要求 11所述的显示装置驱动方法， 其特征在于，
还包括：
所述扫描信号每加载至一行栅线， 所述数据信号的极性反转一次。
PCT/CN2013/090780 2013-08-08 2013-12-27 阵列基板、显示装置及显示装置驱动方法 WO2015018168A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/354,952 US9786238B2 (en) 2013-08-08 2013-12-27 Array substrate, display device, and method for driving display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310344394.8 2013-08-08
CN2013103443948A CN103399440A (zh) 2013-08-08 2013-08-08 阵列基板、显示装置及驱动方法

Publications (1)

Publication Number Publication Date
WO2015018168A1 true WO2015018168A1 (zh) 2015-02-12

Family

ID=49563090

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2013/090780 WO2015018168A1 (zh) 2013-08-08 2013-12-27 阵列基板、显示装置及显示装置驱动方法

Country Status (3)

Country Link
US (1) US9786238B2 (zh)
CN (1) CN103399440A (zh)
WO (1) WO2015018168A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180149928A1 (en) * 2016-02-24 2018-05-31 Japan Display Inc. Display device

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103399440A (zh) * 2013-08-08 2013-11-20 京东方科技集团股份有限公司 阵列基板、显示装置及驱动方法
CN109116648B (zh) * 2014-07-03 2021-07-06 群创光电股份有限公司 具不同弯曲程度的导线与遮光图案的液晶显示器
CN104240661B (zh) * 2014-09-05 2017-02-08 京东方科技集团股份有限公司 极性反转驱动方法、极性反转驱动装置和显示设备
CN104516142B (zh) * 2014-11-10 2018-03-23 上海天马微电子有限公司 显示面板及其制备方法、显示装置
KR102342685B1 (ko) * 2015-03-05 2021-12-24 삼성디스플레이 주식회사 표시 패널 및 이를 포함하는 표시 장치
CN104934006B (zh) * 2015-07-01 2017-09-29 京东方科技集团股份有限公司 显示面板及其驱动方法、显示装置
CN105629611A (zh) * 2016-03-11 2016-06-01 京东方科技集团股份有限公司 一种阵列基板、显示装置及其驱动方法
CN106371257B (zh) * 2016-11-02 2020-05-05 深圳市华星光电技术有限公司 液晶面板及显示装置
TWI608281B (zh) * 2017-03-27 2017-12-11 友達光電股份有限公司 顯示面板
CN106782427B (zh) * 2017-03-31 2019-09-27 深圳市华星光电技术有限公司 液晶显示面板的数据电压调整方法及装置
CN108169970B (zh) * 2018-01-02 2022-02-18 京东方科技集团股份有限公司 显示基板及其驱动方法、显示装置
CN111103734A (zh) * 2018-10-25 2020-05-05 京东方科技集团股份有限公司 阵列基板、显示面板和显示装置
CN109410867B (zh) * 2018-12-05 2020-10-16 惠科股份有限公司 一种显示面板及驱动方法和显示装置
TWI728631B (zh) * 2018-12-28 2021-05-21 美商電子墨水股份有限公司 電光顯示器
CN109841197B (zh) * 2019-03-07 2021-04-16 南京中电熊猫液晶显示科技有限公司 一种液晶显示装置及其扫描驱动方法
CN110047901B (zh) * 2019-04-28 2021-08-31 厦门天马微电子有限公司 一种显示面板和电子设备
CN112562605A (zh) * 2020-12-01 2021-03-26 惠科股份有限公司 一种显示面板的驱动方法、驱动装置及显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05134629A (ja) * 1991-11-12 1993-05-28 Fujitsu Ltd アクテイブマトリクス型液晶表示パネル及びその駆動方法
CN1184261A (zh) * 1996-10-22 1998-06-10 株式会社日立制作所 液晶面板和液晶显示装置
CN101551562A (zh) * 2008-04-04 2009-10-07 索尼株式会社 液晶显示模块
CN101726892A (zh) * 2008-10-24 2010-06-09 群康科技(深圳)有限公司 液晶显示面板
US20100207861A1 (en) * 2009-02-13 2010-08-19 Apple Inc. Advanced Pixel Design for Optimized Driving
CN103293732A (zh) * 2013-05-31 2013-09-11 京东方科技集团股份有限公司 液晶面板驱动方法以及液晶面板
CN103399440A (zh) * 2013-08-08 2013-11-20 京东方科技集团股份有限公司 阵列基板、显示装置及驱动方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6372534B1 (en) * 1995-06-06 2002-04-16 Lg. Philips Lcd Co., Ltd Method of making a TFT array with photo-imageable insulating layer over address lines
KR101389219B1 (ko) 2006-12-29 2014-04-24 엘지디스플레이 주식회사 프린지 필드형 액정표시패널 및 그 제조 방법
JP5469665B2 (ja) * 2009-06-30 2014-04-16 シャープ株式会社 液晶表示装置
TWI408476B (zh) * 2010-04-30 2013-09-11 Hannstar Display Corp 薄膜電晶體陣列基板及液晶面板
CN102207656A (zh) * 2011-03-30 2011-10-05 友达光电股份有限公司 边缘电场切换型液晶显示面板的像素阵列及其驱动方法
CN102208177B (zh) * 2011-06-24 2013-04-24 深圳市华星光电技术有限公司 液晶显示装置及其信号驱动方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05134629A (ja) * 1991-11-12 1993-05-28 Fujitsu Ltd アクテイブマトリクス型液晶表示パネル及びその駆動方法
CN1184261A (zh) * 1996-10-22 1998-06-10 株式会社日立制作所 液晶面板和液晶显示装置
CN101551562A (zh) * 2008-04-04 2009-10-07 索尼株式会社 液晶显示模块
CN101726892A (zh) * 2008-10-24 2010-06-09 群康科技(深圳)有限公司 液晶显示面板
US20100207861A1 (en) * 2009-02-13 2010-08-19 Apple Inc. Advanced Pixel Design for Optimized Driving
CN103293732A (zh) * 2013-05-31 2013-09-11 京东方科技集团股份有限公司 液晶面板驱动方法以及液晶面板
CN103399440A (zh) * 2013-08-08 2013-11-20 京东方科技集团股份有限公司 阵列基板、显示装置及驱动方法

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180149928A1 (en) * 2016-02-24 2018-05-31 Japan Display Inc. Display device
US10371981B2 (en) * 2016-02-24 2019-08-06 Japan Display Inc. Touch display device comprising a plurality of common electrodes having first and second slits that respectively overlap first and second image signal lines
US10571750B2 (en) 2016-02-24 2020-02-25 Japan Display Inc. Display device comprising first and second common electrodes separated by a first slit that overlaps a first image signal line and a first metal line
US10824019B2 (en) 2016-02-24 2020-11-03 Japan Display Inc. Display device comprising first and second common electrodes separated by a first slit that overlaps a part of a first image signal line and a part of a first metal line
US11249352B2 (en) 2016-02-24 2022-02-15 Japan Display Inc. Display device comprising a first slit separating first and second common electrodes and a second slit comprising first and second parts extending in different directions
US11550190B2 (en) 2016-02-24 2023-01-10 Japan Display Inc. Display device comprising a first slit separating first and second common electrodes and overlapping first and second metal lines
US11906855B2 (en) 2016-02-24 2024-02-20 Japan Display Inc. Display device comprising a first slit separating first and second common electrodes and overlapping a first metal line
US12174495B2 (en) 2016-02-24 2024-12-24 Japan Display Inc. Display device comprising a first common electrode physically separated from a second common electrode by a first slit overlapping a first image signal line and a first metal line

Also Published As

Publication number Publication date
US20160018693A1 (en) 2016-01-21
CN103399440A (zh) 2013-11-20
US9786238B2 (en) 2017-10-10

Similar Documents

Publication Publication Date Title
WO2015018168A1 (zh) 阵列基板、显示装置及显示装置驱动方法
JP6324679B2 (ja) 画素ユニット、画素構造、表示装置及び画素駆動方法
US10802351B2 (en) Array substrate, driving method thereof, and display panel
CN107505782B (zh) 阵列基板和液晶显示装置及驱动方法
CN104317121B (zh) 像素结构、阵列基板、显示面板和显示装置及其驱动方法
US20170263170A1 (en) Array Substrate, Display Device and Driving Method Thereof
WO2014000381A1 (zh) 阵列基板、显示装置和驱动所述阵列基板的方法
JP4420620B2 (ja) 画像表示装置
CN102968968B (zh) 一种驱动方法及使用该驱动方法的显示驱动装置
WO2017088268A1 (zh) 具有数据线共享架构的阵列基板
TWI356381B (en) Liquid crystal display and driving method of the s
CN103926766A (zh) 像素阵列及液晶显示装置
US8576349B2 (en) Liquid crystal display panel and liquid crystal display array substrate
CN101620831A (zh) 多栅极液晶显示器的驱动机制
KR100898785B1 (ko) 액정표시장치
US20210271142A1 (en) Array substrate and method for driving the same, and display device
US20170330522A1 (en) Thin film transistor-liquid crystal display device and its driving method
CN105374334A (zh) 液晶显示面板结构
US20190237034A1 (en) Display panel and liquid crystal display device
US20100103086A1 (en) Liquid crystal display panel for performing polarity inversion therein
US20080122775A1 (en) Display apparatus
US20130285892A1 (en) Liquid crystal display panel and driving method thereof, and liquid crystal display device
WO2019000499A1 (zh) 彩膜基板及液晶面板
TWI397046B (zh) 主動矩陣顯示裝置
KR101308457B1 (ko) 액정표시장치

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14354952

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13890947

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 21.06.2016)

122 Ep: pct application non-entry in european phase

Ref document number: 13890947

Country of ref document: EP

Kind code of ref document: A1