WO2014206178A1 - 电源管理芯片的启动电路及电源管理芯片 - Google Patents
电源管理芯片的启动电路及电源管理芯片 Download PDFInfo
- Publication number
- WO2014206178A1 WO2014206178A1 PCT/CN2014/078912 CN2014078912W WO2014206178A1 WO 2014206178 A1 WO2014206178 A1 WO 2014206178A1 CN 2014078912 W CN2014078912 W CN 2014078912W WO 2014206178 A1 WO2014206178 A1 WO 2014206178A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- power management
- management chip
- voltage
- starting capacitor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0006—Arrangements for supplying an adequate voltage to the control circuit of converters
Definitions
- the present invention relates to a power management chip, and more particularly to a startup circuit of a power management chip and a power management chip.
- the power management chip is a chip that manages the power of each module in the system. It generally uses an external resistor to achieve voltage reduction from high voltage and start of the chip.
- FIG. 1 is a schematic diagram of a startup circuit of a conventional power management chip. As shown in FIG. 1, the alternating current is rectified by the rectifier 1 and filtered by the filter capacitor C1, and then connected to the power management chip 2 through the start resistor R1. The power management chip 2 is powered by the startup resistor R1 to charge the startup capacitor C2. When the startup capacitor C2 reaches the startup voltage, the power management chip 2 starts operating.
- a problem with the above circuit is that the startup resistor R1 continues to consume power after the power management chip 2 starts operating.
- a power management chip is also provided.
- a startup circuit of a power management chip includes: a startup capacitor for connecting to a power source through an external resistor for charging; a switching circuit connected between the external resistor and the startup capacitor; and a voltage detection circuit for detecting The voltage on the starting capacitor is connected to the switching circuit to control the switching of the switching circuit; the voltage maintaining circuit is connected between the starting capacitor and the working circuit of the power management chip for working from the power management chip The circuit obtains a voltage for maintaining the startup capacitor; wherein the voltage detection circuit controls the switch circuit to open when detecting that the startup capacitor reaches a startup voltage of the power management chip.
- the switching circuit includes an N-type junction field effect transistor Q1, NMOS transistors Q2 and Q3, and a PMOS transistor Q4;
- the drain of the N-type junction field effect transistor Q1 is connected to the external power supply and the gate is connected to the reference ground;
- the source of the N-type junction field effect transistor Q1 is connected to the drain of the NMOS transistor Q2 and the gate of the NMOS transistor Q3 through the first resistor network.
- a diode connected to the drain of the NMOS transistor Q3 and the gate of the PMOS transistor Q4 through the second resistor network, and the source of the PMOS transistor Q4 through the diode D1; wherein the source of the N-type junction FET Q1 and the diode D1 Positive connection
- the gate of the NMOS transistor Q2 is connected to the voltage detecting circuit, and receives the high and low level signals output by the voltage detecting circuit, and the source and the substrate of the NMOS transistors Q2 and Q3 are connected to the reference ground;
- the source and the substrate of the PMOS transistor Q4 are connected to the cathode of the diode D1, and the drain is connected to the startup capacitor.
- the voltage maintaining circuit includes a secondary inductor L1 and a diode D2 connected in series, wherein the secondary inductor L1 is coupled to the primary inductor of the working circuit in the power management chip for obtaining power from the operating circuit
- the voltage of the starting capacitor C3 is maintained; the anode of the diode D2 is connected to the secondary inductor L1, and the cathode is connected to the starting capacitor.
- a power management chip includes the above startup circuit.
- a startup circuit of a power management chip includes: a startup capacitor for connecting to a power source through an external resistor for charging; a switching circuit connected between the external resistor and the startup capacitor; and a voltage maintaining circuit connected at startup And a working circuit between the capacitor and the power management chip for obtaining a voltage for maintaining the startup capacitor from the working circuit of the power management chip; wherein the power management chip detects that the startup capacitor reaches a startup voltage of the power management chip The switch circuit is controlled to be open.
- the switching circuit includes an N-type junction field effect transistor Q1, NMOS transistors Q2 and Q3, and a PMOS transistor Q4;
- the drain of the N-type junction field effect transistor Q1 is connected to the external power supply and the gate is connected to the reference ground;
- the source of the N-type junction field effect transistor Q1 is connected to the drain of the NMOS transistor Q2 and the gate of the NMOS transistor Q3 through the first resistor network.
- a diode connected to the drain of the NMOS transistor Q3 and the gate of the PMOS transistor Q4 through the second resistor network, and the source of the PMOS transistor Q4 through the diode D1; wherein the source of the N-type junction FET Q1 and the diode D1 Positive connection
- the gate of the NMOS transistor Q2 is connected to the voltage detecting circuit of the power management chip for detecting the voltage on the starting capacitor, and receives the high and low level signals output by the voltage detecting circuit, and the source of the NMOS transistors Q2 and Q3.
- the substrate is connected to the reference ground;
- the source and the substrate of the PMOS transistor Q4 are connected to the cathode of the diode D1, and the drain is connected to the startup capacitor.
- the voltage maintaining circuit includes a secondary inductor L1 and a diode D2 connected in series, wherein the secondary inductor L1 is coupled to the primary inductor of the working circuit in the power management chip for obtaining power from the operating circuit
- the voltage of the starting capacitor C3 is maintained; the anode of the diode D2 is connected to the secondary inductor L1, and the cathode is connected to the starting capacitor.
- a power management chip includes a voltage detecting circuit and the foregoing starting circuit, and the voltage detecting circuit is configured to detect whether a starting capacitor reaches a starting voltage of the power management chip.
- the starting circuit and the power management chip can turn off the connection between the external power source and the starting capacitor after the working circuit of the power management chip is started, thereby reducing power consumption.
- the circuit structure is also very simple, and does not increase the area of the power management chip.
- FIG. 1 is a schematic diagram of a startup circuit of a conventional power management chip
- FIG. 2 is a block diagram of a startup circuit of a power management chip according to an embodiment
- FIG. 3 is a schematic diagram of a startup circuit of the power management chip of the embodiment shown in FIG.
- the startup circuit 10 includes a switching circuit 100, a voltage detecting circuit 200, a starting capacitor C3, and a voltage maintaining circuit 300.
- the switch circuit 100 is connected between the external resistor R2 and the start capacitor C3.
- the voltage detecting circuit 200 is for detecting the voltage on the starting capacitor C3, and is connected to the switching circuit 100 to control the switching of the switching circuit 100. Specifically, the voltage detecting circuit 200 controls the switching circuit 100 to open when detecting that the starting capacitor C3 reaches the starting voltage of the power management chip.
- the voltage maintaining circuit 300 is connected between the starting capacitor C3 and the operating circuit 20 of the power management chip for obtaining the voltage for maintaining the starting capacitor C3 from the operating circuit 20 of the power management chip.
- the voltage detecting circuit 200 may not belong to the starting circuit but as part of the power management chip.
- the starting capacitor C3 when the starting capacitor C3 reaches the starting voltage of the power management chip, it is detected by the voltage detecting circuit 200, and the voltage detecting circuit 200 controls the switching circuit 100 to be disconnected. At this time, the external power source cannot continue to pass through the external resistor R2. The capacitor C3 is activated to charge, and the external resistor R2 no longer consumes power. At the same time, since the working circuit 20 of the power management chip has started to operate, there is power supply, and the voltage maintaining circuit 300 obtains the voltage for maintaining the starting capacitor C3 from the working circuit 20, thereby ensuring the normal operation of the working circuit 20.
- FIG. 3 it is a schematic diagram of the startup circuit of the embodiment shown in FIG. 2.
- the switching circuit 100 includes an N-type junction field effect transistor (N-JFET) Q1, NMOS transistors Q2 and Q3, and a PMOS transistor Q4.
- N-JFET N-type junction field effect transistor
- the drain of the N-type junction field effect transistor Q1 is connected to an external power supply and a gate connection reference ground.
- the source of the N-type junction field effect transistor Q1 is connected to the drain of the NMOS transistor Q2 and the gate of the NMOS transistor Q3 through the first resistor network 110, and the drain of the NMOS transistor Q3 and the PMOS transistor Q4 are connected through the second resistor network 120.
- the gate and the source of the PMOS transistor Q4 are connected through a diode D1, wherein the source of the N-type junction field effect transistor Q1 is connected to the anode of the diode D1.
- the first resistor network 110 and the second resistor network 120 can obtain a desired resistance value by a series-parallel or varistor of a fixed resistor.
- the gate of the NMOS transistor Q2 is connected to the voltage detecting circuit 200, and receives a high-low level signal output from the voltage detecting circuit 200.
- the source and substrate of the NMOS transistors Q2 and Q3 are connected to a reference ground.
- the source and the substrate of the PMOS transistor Q4 are connected to the cathode of the diode D1, and the drain is connected to the startup capacitor C3.
- the diode D1 can prevent the body diode from being forward-biased in the PMOS transistor Q4, and is used to prevent the voltage of the starting capacitor C3 from dropping too fast.
- the voltage maintaining circuit 300 includes a secondary inductor L1 and a diode D2 connected in series, wherein the secondary inductor L1 is coupled to a primary inductor (not shown) of the working circuit in the power management chip for maintaining power from the operating circuit. Start the voltage of capacitor C3.
- the anode of the diode D2 is connected to the secondary inductor L1, and the cathode is connected to the starting capacitor C3 for preventing the starting capacitor C3 from discharging the inductor L1.
- the voltage detecting circuit 200 is a conventional circuit in the field, and can implement voltage detection and high and low level signal output by using a chip, which will not be described herein.
- the gate of the NMOS transistor Q2 is initially at a low level, and the voltage on the startup capacitor C3 is zero.
- the drain of the N-type junction field effect transistor Q1 starts to be powered up, since the gate of the NMOS transistor Q2 is at a low level, the NMOS transistor Q2 is in an off state, and the NMOS transistor Q3 is in an on state, and the gate of the PMOS transistor Q4 is turned on. Extremely low level, PMOS tube Q4 is turned on. The current charges the starting capacitor C3 through the N-type junction field effect transistor Q1, the diode D1, and the PMOS transistor Q4, and the voltage thereon gradually increases.
- the voltage detecting circuit 200 outputs a signal to provide a high level for the gate of the NMOS transistor Q2, thereby opening the NMOS transistor Q2 to output a low level.
- the NOMS tube Q3 When the NOMS tube Q3 is turned off, the NOMS tube Q3 outputs a high level for turning off the PMOS transistor Q4 for ending the charging state of the starting capacitor C3, the voltage of the starting capacitor C3 stops rising, and the starting circuit is turned off. , reducing the power consumption of the startup circuit.
- the startup process is completed, the system starts to work, and the voltage on the startup capacitor C3 begins to drop.
- N-type junction field effect transistor Q1, NMOS transistors Q2 and Q3, and PMOS transistor Q4 can also be replaced by other high voltage tubes, such as a high voltage depletion tube, an LDMOS tube, and the like.
- the above circuit can turn off the connection between the external power source and the starting capacitor after the working circuit of the power management chip is started, thereby reducing power consumption.
- the circuit structure is also very simple, and does not increase the area of the power management chip.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (8)
- 一种电源管理芯片的启动电路,包括:启动电容,用于通过外置电阻与电源连接以进行充电;开关电路,连接在所述外置电阻与启动电容之间;电压检测电路,用于检测所述启动电容上的电压,并与所述开关电路连接控制开关电路的通断;电压维持电路,连接在启动电容和电源管理芯片的工作电路之间,用于从所述电源管理芯片的工作电路获取维持启动电容的电压;其中,所述电压检测电路在检测到启动电容到达所述电源管理芯片的启动电压时,控制所述开关电路断路。
- 根据权利要求1所述的电源管理芯片的启动电路,其特征在于,所述开关电路包括N型结型场效应管Q1、NMOS管Q2和Q3以及PMOS管Q4;N型结型场效应管Q1的漏极连接外部电源、栅极连接参考地;N型结型场效应管Q1的源极通过第一电阻网络连接NMOS管Q2的漏极和NMOS管Q3的栅极、通过第二电阻网络连接NMOS管Q3的漏极和PMOS管Q4的栅极、以及通过二极管D1连接PMOS管Q4的源极;其中N型结型场效应管Q1的源极与二极管D1的正极连接;NMOS管Q2的栅极与所述电压检测电路连接,接收电压检测电路输出的高低电平信号,NMOS管Q2和Q3的源极和衬底都连接参考地;PMOS管Q4的源极和衬底都连接二极管D1的负极,漏极连接启动电容。
- 根据权利要求1所述的电源管理芯片的启动电路,其特征在于,电压维持电路包括串联的次级电感线圈L1和二极管D2,其中次级电感线圈L1与电源管理芯片中的工作电路的初级电感线圈耦合,用于从工作电路中获得电能维持启动电容C3的电压;二极管D2的正极与次级电感线圈L1连接、负极与启动电容连接。
- 一种电源管理芯片,包括如权利要求1所述的启动电路。
- 一种电源管理芯片的启动电路,包括:启动电容,用于通过外置电阻与电源连接以进行充电;开关电路,连接在所述外置电阻与启动电容之间;电压维持电路,连接在启动电容和电源管理芯片的工作电路之间,用于从所述电源管理芯片的工作电路获取维持启动电容的电压;其中,所述电源管理芯片在检测到启动电容到达所述电源管理芯片的启动电压时控制所述开关电路断路。
- 根据权利要求5所述的电源管理芯片的启动电路,其特征在于,所述开关电路包括N型结型场效应管Q1、NMOS管Q2和Q3以及PMOS管Q4;N型结型场效应管Q1的漏极连接外部电源、栅极连接参考地;N型结型场效应管Q1的源极通过第一电阻网络连接NMOS管Q2的漏极和NMOS管Q3的栅极、通过第二电阻网络连接NMOS管Q3的漏极和PMOS管Q4的栅极、以及通过二极管D1连接PMOS管Q4的源极;其中N型结型场效应管Q1的源极与二极管D1的正极连接;NMOS管Q2的栅极用于与所述电源管理芯片中的检测所述启动电容上的电压的电压检测电路连接,接收电压检测电路输出的高低电平信号,NMOS管Q2和Q3的源极和衬底都连接参考地;PMOS管Q4的源极和衬底都连接二极管D1的负极,漏极连接启动电容。
- 根据权利要求5所述的电源管理芯片的启动电路,其特征在于,电压维持电路包括串联的次级电感线圈L1和二极管D2,其中次级电感线圈L1与电源管理芯片中的工作电路的初级电感线圈耦合,用于从工作电路中获得电能维持启动电容C3的电压;二极管D2的正极与次级电感线圈L1连接、负极与启动电容连接。
- 一种电源管理芯片,包括电压检测电路和如权利要求5所述的启动电路,所述电压检测电路用于检测启动电容是否到达所述电源管理芯片的启动电压。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/901,482 US9954431B2 (en) | 2013-06-25 | 2014-05-30 | Starting circuit of power management chip, and power management chip |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310260511.2 | 2013-06-25 | ||
CN201310260511.2A CN104253529B (zh) | 2013-06-25 | 2013-06-25 | 电源管理芯片的启动电路及电源管理芯片 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014206178A1 true WO2014206178A1 (zh) | 2014-12-31 |
Family
ID=52141007
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2014/078912 WO2014206178A1 (zh) | 2013-06-25 | 2014-05-30 | 电源管理芯片的启动电路及电源管理芯片 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9954431B2 (zh) |
CN (1) | CN104253529B (zh) |
WO (1) | WO2014206178A1 (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105675955B (zh) * | 2016-01-21 | 2018-08-10 | 中山芯达电子科技有限公司 | 一种零功耗电压检测电路 |
CN108279728A (zh) * | 2018-04-08 | 2018-07-13 | 深圳市必易微电子有限公司 | 交流转直流线性稳压电路 |
CN111799998B (zh) * | 2020-04-10 | 2021-09-28 | 西门子电动汽车动力总成系统(上海)有限公司 | 一种适用于高压电子设备的变换器 |
CN112383117B (zh) * | 2020-11-27 | 2023-09-19 | 努比亚技术有限公司 | 一种充电控制电路 |
CN113013878B (zh) * | 2021-03-25 | 2022-09-20 | 深圳市金誉半导体股份有限公司 | 一种电源管理电路的系统 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4564767A (en) * | 1983-11-07 | 1986-01-14 | Tii Industries, Inc. | Uninterruptible switching power supply system |
CN1106594A (zh) * | 1993-10-28 | 1995-08-09 | 松下电器产业株式会社 | 电源装置 |
CN1196605A (zh) * | 1997-04-17 | 1998-10-21 | 明碁电脑股份有限公司 | 低耗功率的电源供应器 |
CN1196604A (zh) * | 1997-04-17 | 1998-10-21 | 明碁电脑股份有限公司 | 可快速回复启动的省电型电源供应器 |
CN1209680A (zh) * | 1997-08-22 | 1999-03-03 | 明碁电脑股份有限公司 | 改良型低耗功率的电源供应器 |
CN1344056A (zh) * | 2000-09-20 | 2002-04-10 | 明碁电通股份有限公司 | 电源供应器及使用此电源供应器的计算机装置 |
CN1489270A (zh) * | 2002-08-28 | 2004-04-14 | 夏普株式会社 | 开关电源装置 |
CN201213252Y (zh) * | 2007-02-05 | 2009-03-25 | 梁沛堂 | 单极延时开关 |
CN103078486A (zh) * | 2013-01-10 | 2013-05-01 | 无锡华润上华半导体有限公司 | 一种电源转换器中的高压启动电路 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4263068B2 (ja) * | 2003-08-29 | 2009-05-13 | 株式会社リコー | 定電圧回路 |
JP3961505B2 (ja) * | 2004-04-13 | 2007-08-22 | 松下電器産業株式会社 | 電圧検出回路、電源装置及び半導体装置 |
CN1909354B (zh) * | 2006-08-07 | 2010-11-10 | 崇贸科技股份有限公司 | 功率转换器的启动电路 |
CN102097928B (zh) * | 2011-01-31 | 2013-05-08 | 西安展芯微电子技术有限公司 | 一种应用于ac/dc转换器的高压启动电路 |
-
2013
- 2013-06-25 CN CN201310260511.2A patent/CN104253529B/zh active Active
-
2014
- 2014-05-30 US US14/901,482 patent/US9954431B2/en active Active
- 2014-05-30 WO PCT/CN2014/078912 patent/WO2014206178A1/zh active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4564767A (en) * | 1983-11-07 | 1986-01-14 | Tii Industries, Inc. | Uninterruptible switching power supply system |
CN1106594A (zh) * | 1993-10-28 | 1995-08-09 | 松下电器产业株式会社 | 电源装置 |
CN1196605A (zh) * | 1997-04-17 | 1998-10-21 | 明碁电脑股份有限公司 | 低耗功率的电源供应器 |
CN1196604A (zh) * | 1997-04-17 | 1998-10-21 | 明碁电脑股份有限公司 | 可快速回复启动的省电型电源供应器 |
CN1209680A (zh) * | 1997-08-22 | 1999-03-03 | 明碁电脑股份有限公司 | 改良型低耗功率的电源供应器 |
CN1344056A (zh) * | 2000-09-20 | 2002-04-10 | 明碁电通股份有限公司 | 电源供应器及使用此电源供应器的计算机装置 |
CN1489270A (zh) * | 2002-08-28 | 2004-04-14 | 夏普株式会社 | 开关电源装置 |
CN201213252Y (zh) * | 2007-02-05 | 2009-03-25 | 梁沛堂 | 单极延时开关 |
CN103078486A (zh) * | 2013-01-10 | 2013-05-01 | 无锡华润上华半导体有限公司 | 一种电源转换器中的高压启动电路 |
Also Published As
Publication number | Publication date |
---|---|
CN104253529B (zh) | 2018-06-15 |
US20160373004A1 (en) | 2016-12-22 |
US9954431B2 (en) | 2018-04-24 |
CN104253529A (zh) | 2014-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6563049B6 (ja) | 電子機器、電源アダプター、及び、充電保護方法 | |
CN109417206B (zh) | 一种电源管理电路 | |
WO2014206178A1 (zh) | 电源管理芯片的启动电路及电源管理芯片 | |
US8710875B2 (en) | Bootstrap gate driver | |
WO2015196632A1 (zh) | 直流电源的浪涌电流抑制方法及电路 | |
CN104518654B (zh) | 高压启动电路 | |
EP3944452B1 (en) | Active equalization circuit, battery management system, power source system, and electronic device | |
CN103607009A (zh) | 一种带自动保护功能的充放电电路 | |
WO2018076294A1 (zh) | 防反接及电流反灌电路 | |
WO2017101647A1 (zh) | 上下电驱动电路及其控制方法 | |
WO2017020782A1 (zh) | 一种电池充放电控制电路及电池充放电系统 | |
WO2022057762A1 (zh) | 充电设备 | |
WO2014107846A1 (zh) | 一种具有浪涌抑制功能的全控桥式整流装置 | |
AU2017209635A1 (en) | Arc-extinguishing power device driving apparatus and arc-extinguishing apparatus | |
CN106059279A (zh) | 一种开关电源快速启动和vdd自供电电路 | |
WO2016090547A1 (zh) | 开关电源及其短路保护电路 | |
CN206559229U (zh) | 一种开关式缓启动电路 | |
EP1602016A1 (en) | On chip power supply | |
CN103199690A (zh) | 应用于反激式电源的x电容放电控制装置 | |
CN114899810A (zh) | 一种开机启动浪涌抑制保护方法 | |
CN104883057A (zh) | 升压与线性充电共用功率器件的移动电源转换器 | |
CN218300991U (zh) | 防反接的电池充电电路和防反接充电器 | |
CN202095140U (zh) | 一种二线制电子开关的工作电源解决方案 | |
WO2020087224A1 (zh) | 驱动电路及开关电源 | |
WO2016090555A1 (zh) | 过电流保护电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14816771 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14901482 Country of ref document: US |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC , EPO FORM 1205A DATED 080616 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14816771 Country of ref document: EP Kind code of ref document: A1 |