WO2014178638A1 - 관통 실리콘 비아 제조방법 - Google Patents
관통 실리콘 비아 제조방법 Download PDFInfo
- Publication number
- WO2014178638A1 WO2014178638A1 PCT/KR2014/003829 KR2014003829W WO2014178638A1 WO 2014178638 A1 WO2014178638 A1 WO 2014178638A1 KR 2014003829 W KR2014003829 W KR 2014003829W WO 2014178638 A1 WO2014178638 A1 WO 2014178638A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- tsv
- silicon via
- isolation layer
- wafer
- trench
- Prior art date
Links
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 95
- 239000010703 silicon Substances 0.000 title claims abstract description 95
- 238000000034 method Methods 0.000 title claims abstract description 61
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 39
- 238000002955 isolation Methods 0.000 claims description 80
- 239000004065 semiconductor Substances 0.000 claims description 38
- 239000000463 material Substances 0.000 claims description 28
- 238000005530 etching Methods 0.000 claims description 12
- 238000000059 patterning Methods 0.000 claims description 10
- 239000004020 conductor Substances 0.000 claims description 9
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 4
- 238000001312 dry etching Methods 0.000 claims description 2
- 239000011521 glass Substances 0.000 claims description 2
- UPSOBXZLFLJAKK-UHFFFAOYSA-N ozone;tetraethyl silicate Chemical compound [O-][O+]=O.CCO[Si](OCC)(OCC)OCC UPSOBXZLFLJAKK-UHFFFAOYSA-N 0.000 claims description 2
- 238000001039 wet etching Methods 0.000 claims description 2
- 238000010292 electrical insulation Methods 0.000 abstract description 5
- 238000009413 insulation Methods 0.000 abstract 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 59
- 239000000758 substrate Substances 0.000 description 9
- 239000010408 film Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- -1 poly (Poly) Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
Definitions
- the present invention relates to a method of manufacturing a through silicon via (TSV), and more particularly, a through silicon via (TSV) can be simply manufactured by using a conventional trench isolation process, and between a through silicon via (TSV) and a silicon substrate.
- TSV through silicon via
- the present invention relates to a through-silicon via (TSV) manufacturing method capable of efficiently achieving electrical insulation of the same.
- the three-dimensional stacked package of the packaging technology of a semiconductor integrated circuit is a package in which a plurality of chips having the same storage capacity are stacked, which is commonly referred to as a stacked chip package.
- the technology of the stacked chip package can improve the package performance by stacking the chips in a simplified process while lowering the manufacturing cost, and has the advantage of easy mass production, while increasing the number and size of the stacked chips inside the package. There is a shortage of wiring space for electrical connection.
- the conventional multilayer chip package is manufactured in a structure in which a plurality of chips are stacked and attached to the chip attachment region of the substrate, and a wire is connected between the bonding pad of each chip and the conductive circuit pattern of the substrate by a wire for electrical signal exchange. Accordingly, there is a disadvantage in that a space for wire bonding in the package is required and a conductive circuit pattern area of the substrate to which the wire is connected is further needed, thereby increasing the size of the semiconductor package.
- a structure using a through silicon via has been proposed as an example of a stack package, and recently, a through electrode made of a conductive material is formed in a semiconductor chip to form a semiconductor through the through electrode. A method of electrically connecting chips is used.
- TSVs Through-silicon vias
- TSV through silicon via
- a trench is formed in a silicon wafer 110 by using reactive ion etching (RIE) or laser drilling.
- RIE reactive ion etching
- an insulating layer 120 such as an insulating layer, a diffusion barrier layer, and a seed layer, is grown on the surface of the silicon wafer (b) and the conductive material 130 is filled and back-grinding by using an electroplating process inside the trench.
- TSV is formed by performing chemical-mechanical polishing (CMP) process, thin film process, lamination process, etc.
- tungsten (W), copper (Cu), poly (Poly), aluminum (Al) and the like are used as the conductive material.
- the thickness of the oxidizing portion is nonuniform or thin, leakage may occur.
- TSV through silicon via
- TSV through silicon via
- the technical problem to be solved by the present invention is to form a through silicon via (TSV) using a conventional trench isolation process, and through the silicon via (TSV) that can efficiently achieve electrical insulation between the through silicon via (TSV) and silicon ) To provide a manufacturing method.
- a method of manufacturing a through silicon via (TSV) includes forming a trench type isolation layer on a first wafer by using a trench isolation process; Flipping the first wafer and thinning a rear surface of the first wafer until the trench isolation layer is exposed; Removing the semiconductor material inside the trench isolation layer by patterning and etching a rear surface of the first wafer; And forming a through silicon via (TSV) by filling the inside of the trench type isolation layer from which the semiconductor material has been removed.
- TSV through silicon via
- a method of manufacturing a through silicon via comprising: forming a trench type isolation layer on a first wafer by using a trench isolation process; Removing the semiconductor material inside the trench type isolation layer through patterning and etching; Filling the inside of the trench type isolation layer from which the semiconductor material is removed to form a through silicon via (TSV); And flipping the first wafer and thinning a rear surface of the first wafer until the through silicon via (TSV) is exposed.
- a method of manufacturing a through silicon via comprising: forming a trench type isolation layer on a first wafer by using a trench isolation process; Bonding a second wafer to an upper portion of a surface on which the trench type isolation layer is formed; Flipping the first wafer and thinning a rear surface of the first wafer until the trench isolation layer is exposed; Removing the semiconductor material inside the trench isolation layer by patterning and etching a rear surface of the first wafer; And forming a through silicon via (TSV) by filling the inside of the trench type isolation layer from which the semiconductor material has been removed.
- TSV through silicon via
- a method of manufacturing a through silicon via comprising: forming a trench type isolation layer on a first wafer by using a trench isolation process; Removing the semiconductor material inside the trench type isolation layer through patterning and etching; Filling the inside of the trench type isolation layer from which the semiconductor material is removed to form a through silicon via (TSV); Bonding a second wafer to an upper portion of a surface on which a through silicon via (TSV) of the first wafer is formed; And flipping the first wafer and thinning a rear surface of the first wafer until the through silicon via (TSV) is exposed.
- TSV through silicon via
- a through silicon via (TSV) can be easily manufactured using a conventional trench isolation process, and the electrical insulation between the through silicon via (TSV) and silicon can be efficiently There are advantages that can be achieved.
- TSVs of various shapes may be manufactured according to design rules of the conventional trench isolation process, and side effects such as problems resulting from differences in metal contamination and thermal expansion coefficients that may occur in the via forming process may be eliminated. It can be effective.
- TSV through silicon via
- FIGS. 2 to 5 are process flowcharts illustrating a method of manufacturing a through silicon via (TSV) according to an embodiment of the present invention.
- TSV through silicon via
- FIG. 6A through 6F illustrate a method of manufacturing a through silicon via (TSV) according to an embodiment of the present invention.
- FIG. 7A to 7F illustrate a method of manufacturing a through silicon via (TSV) according to another embodiment of the present invention.
- FIGS. 2 and 3 are process flowcharts illustrating a method of manufacturing a through silicon via (TSV) according to an embodiment of the present invention.
- TSV through silicon via
- a method of manufacturing a through silicon via may include forming a trench type isolation layer (S210), wafer thinning (S220), removing a semiconductor material (S230), and a through silicon via. Forming step (S240) is provided.
- the trench isolation layer is formed on the first wafer by using a trench isolation process.
- a trench isolation layer is formed using a trench isolation process at a position where a through silicon via (TSV) is to be formed.
- TSV through silicon via
- the trench isolation process may be a deep trench isolation (DTI) or a shallow trench isolation (STI), but a deep trench isolation (DTI) may be used. desirable.
- DTI deep trench isolation
- STI shallow trench isolation
- DTI deep trench isolation
- the first wafer on which the trench device isolation layer is formed is turned over, and the back surface of the first wafer is thinned until the trench device isolation layer is exposed.
- the semiconductor material inside the trench type isolation layer is removed by patterning and etching the rear surface of the first wafer.
- a through silicon via is formed by filling a conductive material or a semiconductor material in the trench type isolation layer from which the semiconductor material is removed and performing a planarization process.
- the through silicon via may be formed to protrude to electrically insulate the surface of the semiconductor substrate, and an oxide layer may be formed on the protruded through silicon via (TSV), and then the planarization process may be performed.
- the thickness of the through silicon via is preferably determined in consideration of the thickness in the thinning process.
- the through-silicon via may be manufactured in a smaller size in consideration of the aspect ratio.
- the method may further include a step (S211) of forming a trench type isolation layer on the first wafer, and then bonding the second wafer to the upper surface of the trench type isolation layer (S211). It can be applied to a semiconductor device.
- FIGS. 4 and 5 are process flowcharts illustrating a method of manufacturing a through silicon via (TSV) according to another embodiment of the present invention.
- a method of manufacturing a through silicon via (TSV) may include forming a trench type isolation layer (S310), removing a semiconductor material (S320), and forming a through silicon via (S330).
- a wafer thinning step S340 is provided.
- the wafer thinning step (S340) may be performed in comparison with the method of manufacturing a through silicon via (TSV) illustrated in FIG. 2.
- the process proceeds by the same process except that the process proceeds after step S330.
- the second wafer is further bonded to the upper surface of the through silicon via TSV, in operation S331. It can be applied to a semiconductor device having a structure.
- the cross-section of the through-silicon via may be manufactured in various shapes of circular or polygonal according to the user's needs.
- the through-silicon via (TSV) manufacturing method according to the present invention can be applied to realize a small through-silicon via (TSV) in sub-micro units.
- the aspect ratio of the trench type isolation layer formed in the trench isolation layer forming step S210 may be 1 to 1000.
- the aspect ratio of the through-silicon via (TSV) manufactured according to the present invention is preferably 1 to 1000.
- the aspect ratio of through silicon vias (TSV) ranges from 3 to 1000.
- the trench-type isolation layer is formed of ozone-TEOS (TetraEthyl OrthoSilicate), TEOS (TetraEthyl OrthoSilicate), HDP, spin-on-glass (SOG) or Poly is used to fill the interior.
- ozone-TEOS TetraEthyl OrthoSilicate
- TEOS TetraEthyl OrthoSilicate
- HDP high-density polyethylene
- SOG spin-on-glass
- a method such as dry etching or wet etching may be used if only etching conditions between the substrate and the oxide film are secured.
- FIG. 6A to 6F illustrate a process of forming a through silicon via (TSV) in a three-dimensional stacked semiconductor device.
- TSV through silicon via
- a trench type isolation layer 420 is formed on the first wafer 410 by using a trench isolation process. Thereafter, the insulating layer 430 is formed and the second wafer 510 is bonded.
- the first wafer 410 is flipped over, and the rear surface of the first wafer 410 is thinned until the trench type isolation layer is exposed.
- the semiconductor material inside the trench isolation layer is removed by patterning and etching on the rear surface of the first wafer 410 on which the trench isolation layer is exposed, and a conductive material is filled therein to form a through silicon via (TSV). .
- TSV through silicon via
- FIG. 7A through 7F illustrate a process of forming a through silicon via (TSV) in a semiconductor device having a single wafer structure.
- TSV through silicon via
- TSV through silicon via
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Element Separation (AREA)
Abstract
Description
Claims (12)
- 관통 실리콘 비아(TSV) 제조방법에 있어서,제1 웨이퍼에 트렌치 소자분리 공정을 이용하여 트렌치형 소자분리막을 형성하는 단계;상기 제1 웨이퍼를 뒤집어 상기 트렌치형 소자분리막이 노출될 때 까지 상기 제1 웨이퍼의 후면을 씨닝(thinning)하는 단계;상기 제1 웨이퍼의 후면에 패터닝 및 식각을 통해 상기 트렌치형 소자분리막 내부의 반도체 물질을 제거하는 단계; 및상기 반도체 물질이 제거된 트렌치형 소자분리막 내부를 충진하여 관통 실리콘 비아(TSV)를 형성하는 단계;를 포함하는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 관통 실리콘 비아(TSV) 제조방법에 있어서,제1 웨이퍼에 트렌치 소자분리 공정을 이용하여 트렌치형 소자분리막을 형성하는 단계;패터닝 및 식각을 통해 상기 트렌치형 소자분리막 내부의 반도체 물질을 제거하는 단계;상기 반도체 물질이 제거된 트렌치형 소자분리막 내부를 충진하여 관통 실리콘 비아(TSV)를 형성하는 단계; 및상기 제1 웨이퍼를 뒤집어 상기 관통 실리콘 비아(TSV)가 노출될 때 까지 상기 제1 웨이퍼의 후면을 씨닝(thinning)하는 단계;를 포함하는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 관통 실리콘 비아(TSV) 제조방법에 있어서,제1 웨이퍼에 트렌치 소자분리 공정을 이용하여 트렌치형 소자분리막을 형성하는 단계;상기 제1 웨이퍼의 트렌치형 소자분리막이 형성된 면의 상부에 제2 웨이퍼를 접합하는 단계;상기 제1 웨이퍼를 뒤집어 상기 트렌치형 소자분리막이 노출될 때 까지 상기 제1 웨이퍼의 후면을 씨닝(thinning)하는 단계;상기 제1 웨이퍼의 후면에 패터닝 및 식각을 통해 상기 트렌치형 소자분리막 내부의 반도체 물질을 제거하는 단계; 및상기 반도체 물질이 제거된 트렌치형 소자분리막 내부를 충진하여 관통 실리콘 비아(TSV)를 형성하는 단계;를 포함하는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 관통 실리콘 비아(TSV) 제조방법에 있어서,제1 웨이퍼에 트렌치 소자분리 공정을 이용하여 트렌치형 소자분리막을 형성하는 단계;패터닝 및 식각을 통해 상기 트렌치형 소자분리막 내부의 반도체 물질을 제거하는 단계;상기 반도체 물질이 제거된 트렌치형 소자분리막 내부를 충진하여 관통 실리콘 비아(TSV)를 형성하는 단계;상기 제1웨이퍼의 관통 실리콘 비아(TSV)가 형성된 면의 상부에 제2 웨이퍼를 접합하는 단계; 및상기 제1 웨이퍼를 뒤집어 상기 관통 실리콘 비아(TSV)가 노출될 때 까지 상기 제1 웨이퍼의 후면을 씨닝(thinning)하는 단계;를 포함하는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 관통 실리콘 비아(TSV)의 단면은 원형 또는 다각형의 형상인 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 트렌치형 소자분리막의 종횡비(aspect ratio)는 1 내지 1000인 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 관통 실리콘 비아(TSV)의 종횡비(aspect ratio)는 1 내지 1000인 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 트렌치형 소자분리막을 형성하는 공정에서 상기 트렌치형 소자분리막은 오존-TEOS, TEOS, HDP, 스핀-온-글라스(SOG) 또는 폴리(Poly)를 사용하여 내부를 충진시키는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 트렌치형 소자분리막 내부의 반도체 물질을 제거하는 공정은 건식식각 또는 습식식각에 의해 진행되는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 트렌치형 소자분리막을 형성하는 공정은 깊은 트렌치 소자분리(DTI) 공정 또는 얕은 트렌치 소자분리(STI) 공정을 이용하여 진행되는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 1항 내지 제 4항 중 어느 하나의 항에 있어서,상기 관통 실리콘 비아(TSV)를 형성하는 단계는 상기 트렌치형 소자분리막의 내부를 전도성 물질 또는 반도체 물질을 이용하여 충진하는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
- 제 11항에 있어서,상기 관통 실리콘 비아(TSV)를 형성하는 단계는 상기 트렌치형 소자분리막의 내부를 전도성 물질 또는 반도체 물질을 이용하여 충진한 후 평탄화 공정을 더 수행하는 것을 특징으로 하는 관통 실리콘 비아(TSV) 제조방법.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/888,674 US9478464B2 (en) | 2013-05-03 | 2014-04-30 | Method for manufacturing through-hole silicon via |
CN201480024622.6A CN105493277A (zh) | 2013-05-03 | 2014-04-30 | 穿透硅通孔的制造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130049781A KR101459597B1 (ko) | 2013-05-03 | 2013-05-03 | 관통 실리콘 비아 제조방법 |
KR10-2013-0049781 | 2013-05-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014178638A1 true WO2014178638A1 (ko) | 2014-11-06 |
Family
ID=51843691
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2014/003829 WO2014178638A1 (ko) | 2013-05-03 | 2014-04-30 | 관통 실리콘 비아 제조방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9478464B2 (ko) |
KR (1) | KR101459597B1 (ko) |
CN (1) | CN105493277A (ko) |
WO (1) | WO2014178638A1 (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102021200073A1 (de) | 2021-01-07 | 2022-07-07 | Robert Bosch Gesellschaft mit beschränkter Haftung | Herstellungsverfahren für ein mikromechanisches Bauelement und entsprechendes mikromechanisches Bauelement |
KR20240056442A (ko) | 2022-10-21 | 2024-04-30 | 동우 화인켐 주식회사 | 전자부품용 기판, 상기 전자부품용 기판의 제조방법 및 이를 포함하는 표시 장치 및 반도체 장치 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20080003116A (ko) * | 2006-06-30 | 2008-01-07 | 엘지.필립스 엘시디 주식회사 | 액정표시장치 |
KR20080016340A (ko) * | 2006-08-18 | 2008-02-21 | 삼성전자주식회사 | 관통전극 형성방법, 이를 이용한 멤스 구조물 및 그제조방법 |
KR20120035701A (ko) * | 2010-10-06 | 2012-04-16 | 삼성전자주식회사 | 반도체 장치 및 반도체 장치의 형성 방법 |
KR20120087069A (ko) * | 2011-01-27 | 2012-08-06 | 글로벌파운드리즈 인크. | 캡슐화된 스트레스 영역들을 갖는 반도체 디바이스 및 이와 관련된 제조방법 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200644165A (en) * | 2005-05-04 | 2006-12-16 | Icemos Technology Corp | Silicon wafer having through-wafer vias |
US7488680B2 (en) * | 2005-08-30 | 2009-02-10 | International Business Machines Corporation | Conductive through via process for electronic device carriers |
US8278152B2 (en) * | 2008-09-08 | 2012-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding process for CMOS image sensor |
US20100224965A1 (en) * | 2009-03-09 | 2010-09-09 | Chien-Li Kuo | Through-silicon via structure and method for making the same |
CN102208363A (zh) * | 2011-05-13 | 2011-10-05 | 中国科学院微电子研究所 | 一种形成穿透硅通孔的方法 |
US8969200B2 (en) * | 2012-04-12 | 2015-03-03 | The Research Foundation Of State University Of New York | Apparatus and method for integration of through substrate vias |
-
2013
- 2013-05-03 KR KR1020130049781A patent/KR101459597B1/ko active IP Right Grant
-
2014
- 2014-04-30 US US14/888,674 patent/US9478464B2/en active Active
- 2014-04-30 CN CN201480024622.6A patent/CN105493277A/zh active Pending
- 2014-04-30 WO PCT/KR2014/003829 patent/WO2014178638A1/ko active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20080003116A (ko) * | 2006-06-30 | 2008-01-07 | 엘지.필립스 엘시디 주식회사 | 액정표시장치 |
KR20080016340A (ko) * | 2006-08-18 | 2008-02-21 | 삼성전자주식회사 | 관통전극 형성방법, 이를 이용한 멤스 구조물 및 그제조방법 |
KR20120035701A (ko) * | 2010-10-06 | 2012-04-16 | 삼성전자주식회사 | 반도체 장치 및 반도체 장치의 형성 방법 |
KR20120087069A (ko) * | 2011-01-27 | 2012-08-06 | 글로벌파운드리즈 인크. | 캡슐화된 스트레스 영역들을 갖는 반도체 디바이스 및 이와 관련된 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
CN105493277A (zh) | 2016-04-13 |
KR101459597B1 (ko) | 2014-11-10 |
US20160163595A1 (en) | 2016-06-09 |
US9478464B2 (en) | 2016-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2466634B1 (en) | Integration of shallow trench isolation and through-substrate vias into integrated circuit designs | |
US8198734B2 (en) | Silicon-on-insulator structures for through via in silicon carriers | |
JP5682897B2 (ja) | 基板を含む半導体ウェハの一部分内にビアを形成するための方法および基板を含む半導体ウェハの一部分内に形成されるビア構造体 | |
TWI473247B (zh) | 具有高q晶圓背面電容之半導體積體電路裝置 | |
US8519515B2 (en) | TSV structure and method for forming the same | |
US8242604B2 (en) | Coaxial through-silicon via | |
CN102867777B (zh) | 在半导体衬底中形成接地硅通孔 | |
US8679937B2 (en) | Method for fabricating a capacitor and capacitor structure thereof | |
WO2014178638A1 (ko) | 관통 실리콘 비아 제조방법 | |
CN111223871B (zh) | 一种存储器件的制备方法以及存储器件 | |
CN112420645A (zh) | 半导体器件及其制作方法 | |
KR20210033393A (ko) | 반도체 장치 및 제조 방법 | |
CN110783265A (zh) | 一种半导体器件及其制作方法 | |
CN103247569A (zh) | 穿硅导通体的制法及结构 | |
KR20020054707A (ko) | 반도체 소자의 캐패시터 및 그의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201480024622.6 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14791237 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14888674 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14791237 Country of ref document: EP Kind code of ref document: A1 |