WO2014118710A1 - An image processing module comprising a fpga - Google Patents

An image processing module comprising a fpga Download PDF

Info

Publication number
WO2014118710A1
WO2014118710A1 PCT/IB2014/058633 IB2014058633W WO2014118710A1 WO 2014118710 A1 WO2014118710 A1 WO 2014118710A1 IB 2014058633 W IB2014058633 W IB 2014058633W WO 2014118710 A1 WO2014118710 A1 WO 2014118710A1
Authority
WO
WIPO (PCT)
Prior art keywords
image processing
interface
processing module
symbology
unit
Prior art date
Application number
PCT/IB2014/058633
Other languages
English (en)
French (fr)
Inventor
Yüksel SERDAR
Umur AKINCI
Fatih ISIK
Cemil KIZILOZ
Coskun Ayyildiz
Cagatay KALELIOGLU
Taner TURKMEN
Ali Erkin ARSLAN
Original Assignee
Aselsan Elektronik Sanayi Ve Ticaret Anonim Sirketi
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aselsan Elektronik Sanayi Ve Ticaret Anonim Sirketi filed Critical Aselsan Elektronik Sanayi Ve Ticaret Anonim Sirketi
Priority to UAU201506282U priority Critical patent/UA105745U/uk
Publication of WO2014118710A1 publication Critical patent/WO2014118710A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/20Cameras or camera modules comprising electronic image sensors; Control thereof for generating image signals from infrared radiation only
    • H04N23/23Cameras or camera modules comprising electronic image sensors; Control thereof for generating image signals from infrared radiation only from thermal infrared radiation

Definitions

  • the present invention relates to modules which are designed to be employed preferably in handheld and battery-operated military thermal video cameras and which can perform image processing.
  • the type of architecture wherein the functions are assigned to different modules, boards and/or memories, is the "Distributed Architecture".
  • This kind of devices includes various sub-units such as the image processing module for processing the detector data that produces the thermal image, the symbology module which places symbology/text/menu on the video signal generated by the former module, the processor and control module which has the function of communication with the sub-units in the device, and the interface module which controls the communication with the external devices.
  • "Partial Distributed Architecture” wherein modules having a plurality of functions are combined, is preferred. Even if the modules are combined, there are different memories assigned for each function. Additionally, FPGA and the external memories of the processors are different from each other. Since they cannot use a shared memory, the process results should be sent from FPGA to the processor and from the processor to FPGA.
  • Military thermal imaging devices are day by day getting smaller in terms of volume and more lightweight. In addition to these, their power consumption is also desired to be lower. Devices with distributed or partially distributed architecture (multi module/board/memory) have difficulty in meeting these demands and in some cases they fail to do so.
  • FPGAs and the processors are physically separate, FPGA and the processors are enabled to communicate through the complex and difficult routing formed on the printed circuit board. This elongates the development process of the design and these structures have an insufficient speed.
  • the objective of the present invention is to provide an image processing module, which can perform all of the functions that are required to be performed in imaging devices, and which has a smaller volume and lower power consumption compared to the architectures in the state of the art.
  • Figure 1 is a schematic view of the image processing module.
  • FIG. 2 is a schematic view of the data communication in the image processing module.
  • the components shown in the figures are each given reference numbers as follows:
  • FPGA Field Programmable Gate Array
  • Video converter 10. Serial communication interfaces
  • RGB red, green, blue
  • CVBS Color, Video, Blanking, and Sync.
  • the image processing module (1) of the present invention basically comprises: at least one FPGA integrated circuit (2) having at least one interface unit (21) adapted to enable communication with the external devices, at least one image processing unit (22) adapted to process the image data coming from the detector, at least one software-based processor (23) adapted to control the communication between the in-device units, at least one symbology unit (24) adapted to place symbology/text/menu etc. on the image generated by the image processing unit (22), at least one multi port memory controller (25),
  • At least one memory (3) which has a processor memory area (31) designated for software-based processor (23), an interface memory area (32) designated for the interface unit (21), an image processing memory area (33) designated for the image processing unit (22), a symbology memory area (34) designated for the symbology unit (24).
  • a single FPGA integrated circuit (2) and preferably a single physical memory (3) are used on the image processing module (1) of the present invention.
  • the software-based processor (23) is realized as the soft core in the FPGA integrated circuit (2).
  • This structure can fulfill all the functions provided by the architectures in the state of the art. Thanks to the multi port memory controller (25) provided in the FPGA integrated circuit (2), a plurality of high speed read/write interfaces are provided to the single physical memory (3).
  • each function image processing, symbology, control, interface, processor
  • requiring memory has its own memory area (31), (32), (33), (34).
  • the software-based processor (23) can use the processor memory area (31) designated for it via the multi port memory controller (25).
  • the image processing module (1) of the present invention further includes an LVDS receiver (4), a video decoder (5) preferably having analog CVBS input(s) (A) and a key interface (6) which receives discrete signals (C) from the keys and power switch on the device where the module (1) is used.
  • the LVDS receiver (4), video decoder (5) and the key interface (6) transmit the data that they receive to the FPGA integrated circuit (2).
  • the FPGA integrated circuit (2) further includes thereon a raw video output (7), a video coder/multiplexer (8) preferably having analog CVBS output(s) (B), a video converter (9) preferably having analog RGB output(s) (13), serial communication (RS 232, RS 422, etc.) interfaces (10), I2C interface (11) and JTAG interface (12).
  • a module (1) design is realized which can provide the desired features particularly in handheld and battery operated military thermal video cameras.
  • the functions expected from the device are provided with a smaller volume and lower power consumption compared to the architectures in the state of the art.
  • the cost and power consumption decrease as well. Since a smaller number of boards and interconnection cables is required, volume and thus the weight of the devices can be reduced.

Landscapes

  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Facsimiles In General (AREA)
  • Logic Circuits (AREA)
  • Stored Programmes (AREA)
  • Studio Devices (AREA)
PCT/IB2014/058633 2013-01-31 2014-01-29 An image processing module comprising a fpga WO2014118710A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
UAU201506282U UA105745U (uk) 2013-01-31 2014-01-29 Модуль обробки зображень, який включає в себе пквм

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TR2013/01238 2013-01-31
TR201301238 2013-01-31

Publications (1)

Publication Number Publication Date
WO2014118710A1 true WO2014118710A1 (en) 2014-08-07

Family

ID=50733099

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2014/058633 WO2014118710A1 (en) 2013-01-31 2014-01-29 An image processing module comprising a fpga

Country Status (3)

Country Link
JO (1) JO3164B1 (uk)
UA (1) UA105745U (uk)
WO (1) WO2014118710A1 (uk)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10021299B2 (en) 2016-05-31 2018-07-10 Tower Spring Global Limited System and method for image stitching
CN109743513A (zh) * 2018-12-17 2019-05-10 中国科学院长春光学精密机械与物理研究所 一种红外成像处理电路及红外探测系统
CN115442351A (zh) * 2022-08-06 2022-12-06 中国船舶重工集团公司第七一五研究所 一种基于fpga和cpu的高速rs-422串口通信模块

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6011730A (en) * 1997-07-16 2000-01-04 Altera Corporation Programmable logic device with multi-port memory
US7470902B1 (en) * 2006-03-20 2008-12-30 Flir Systems, Inc. Infrared camera electronic architectures
US20090050806A1 (en) * 2004-12-03 2009-02-26 Fluke Corporation Visible light and ir combined image camera with a laser pointer
US20130021475A1 (en) * 2011-07-21 2013-01-24 Canant Ross L Systems and methods for sensor control

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6011730A (en) * 1997-07-16 2000-01-04 Altera Corporation Programmable logic device with multi-port memory
US20090050806A1 (en) * 2004-12-03 2009-02-26 Fluke Corporation Visible light and ir combined image camera with a laser pointer
US7470902B1 (en) * 2006-03-20 2008-12-30 Flir Systems, Inc. Infrared camera electronic architectures
US20130021475A1 (en) * 2011-07-21 2013-01-24 Canant Ross L Systems and methods for sensor control

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10021299B2 (en) 2016-05-31 2018-07-10 Tower Spring Global Limited System and method for image stitching
CN109743513A (zh) * 2018-12-17 2019-05-10 中国科学院长春光学精密机械与物理研究所 一种红外成像处理电路及红外探测系统
CN115442351A (zh) * 2022-08-06 2022-12-06 中国船舶重工集团公司第七一五研究所 一种基于fpga和cpu的高速rs-422串口通信模块

Also Published As

Publication number Publication date
UA105745U (uk) 2016-04-11
JO3164B1 (ar) 2017-09-20

Similar Documents

Publication Publication Date Title
US8762619B2 (en) Display with multiple video inputs and peripheral attachments
EP2141782A3 (en) Battery system
US20200039524A1 (en) Apparatus and method of sharing a sensor in a multiple system on chip environment
CN103024296A (zh) 具有灵活互连能力的图像传感器
US20180173647A1 (en) Modular device, system, and method for reconfigurable data distribution
US20160182791A1 (en) Image Sensor Having Multiple Output Ports
US20160154748A1 (en) Modular device, system, and method for reconfigurable data distribution
US9973668B2 (en) Camera system having a modular printed circuit board arrangement
CN103616935B (zh) 一种嵌入式计算机主板
CN104516841A (zh) 包括可配置的图像处理管线的片上系统及包含其的系统
WO2014118710A1 (en) An image processing module comprising a fpga
CN106793928B (zh) 通信系统
CN202103758U (zh) 一种带有双摄像头的便携式电子设备
JP2004251892A5 (uk)
JP2023179491A (ja) システムおよびプログラム等
US20180191940A1 (en) Image capturing device and control method thereof
US20140125832A1 (en) Information processing device, imaging device, and information processing method
CN102065212A (zh) 多路数字图像或数字视频采集装置
JP2012089920A (ja) 撮像装置
CN201548484U (zh) 通用多路数字图像模拟源
KR101706415B1 (ko) 차량용 분리형 제어기
US20190086989A1 (en) Electronic device, driving method, and slave element
JP2021516897A (ja) ロー画像シグナルインターフェースを備えた自動車用カメラ
CN201919092U (zh) 多路数字图像或数字视频采集装置
CN103391406A (zh) 一种视频切换电路及其切换方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14724790

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: U201506282

Country of ref document: UA

122 Ep: pct application non-entry in european phase

Ref document number: 14724790

Country of ref document: EP

Kind code of ref document: A1