WO2014098557A1 - Système et procédé pour déterminer la fréquence d'un signal - Google Patents

Système et procédé pour déterminer la fréquence d'un signal Download PDF

Info

Publication number
WO2014098557A1
WO2014098557A1 PCT/MY2013/000238 MY2013000238W WO2014098557A1 WO 2014098557 A1 WO2014098557 A1 WO 2014098557A1 MY 2013000238 W MY2013000238 W MY 2013000238W WO 2014098557 A1 WO2014098557 A1 WO 2014098557A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
delaying
frequency
determining frequency
delay
Prior art date
Application number
PCT/MY2013/000238
Other languages
English (en)
Inventor
Kien Seng LAM
Original Assignee
Mimos Bhd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mimos Bhd. filed Critical Mimos Bhd.
Publication of WO2014098557A1 publication Critical patent/WO2014098557A1/fr

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
    • G01R23/02—Arrangements for measuring frequency, e.g. pulse repetition rate; Arrangements for measuring period of current or voltage
    • G01R23/15—Indicating that frequency of pulses is either above or below a predetermined value or within or outside a predetermined range of values, by making use of non-linear or digital elements (indicating that pulse width is above or below a certain limit)
    • G—PHYSICS
    • G04—HOROLOGY
    • G04F—TIME-INTERVAL MEASURING
    • G04F10/00—Apparatus for measuring unknown time intervals by electric means
    • G04F10/005—Time-to-digital converters [TDC]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Measuring Frequencies, Analyzing Spectra (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

La présente invention porte sur un système (100) qui permet de déterminer la fréquence d'un signal et qui comporte : une entrée (10) pour recevoir un signal; un moyen de retardement (20) comportant une pluralité de premières cellules de retard (21), connecté à l'entrée (10) pour recevoir le signal, et retardant le signal d'une première période prédéterminée afin de produire des signaux retardés; un moyen d'évaluation (30) comportant une pluralité de moyens de capture (32) connectés au moyen de retardement(20) pour capturer les signaux retardés et déterminer la fréquence du signal; ledit système est caractérisé par le fait que le moyen d'évaluation (30) comporte en outre : une seconde cellule de retard (31) connectée à l'entrée (10) et au moins un moyen de capture correspondant (32) pour retarder le signal d'une seconde période prédéterminée; un détecteur (33) connecté à la pluralité de moyens de capture (32) pour recevoir les signaux retardés capturés et détecter un motif prédéterminé; un processeur (34) fonctionnant avec le détecteur (33) pour déterminer la fréquence du signal, le signal étant un signal d'horloge.
PCT/MY2013/000238 2012-12-17 2013-12-06 Système et procédé pour déterminer la fréquence d'un signal WO2014098557A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
MYPI2012701200 2012-12-17
MYPI2012701200A MY187705A (en) 2012-12-17 2012-12-17 A system and method for determining frequency of a signal

Publications (1)

Publication Number Publication Date
WO2014098557A1 true WO2014098557A1 (fr) 2014-06-26

Family

ID=50150750

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/MY2013/000238 WO2014098557A1 (fr) 2012-12-17 2013-12-06 Système et procédé pour déterminer la fréquence d'un signal

Country Status (2)

Country Link
MY (1) MY187705A (fr)
WO (1) WO2014098557A1 (fr)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050062482A1 (en) * 2003-09-18 2005-03-24 The Regents Of The University Of Colorado, A Body Corporate Matched delay line voltage converter
US20050259239A1 (en) * 2004-05-21 2005-11-24 Yeah-Min Lin Circuitry and method for measuring time interval with ring oscillator
US20090267664A1 (en) * 2008-04-29 2009-10-29 Toshiya Uozumi Pll circuit
US20100052651A1 (en) * 2008-08-28 2010-03-04 Advantest Corporation Pulse width measurement circuit
US20100097150A1 (en) * 2008-10-16 2010-04-22 Keisuke Ueda Pll circuit
US20100141240A1 (en) * 2008-12-08 2010-06-10 Andrew Hutchinson Methods for determining the frequency or period of a signal
US20110279299A1 (en) * 2010-05-13 2011-11-17 Postech Academy-Industry Foundation Sub-exponent time-to-digital converter using phase-difference enhancement device
EP2402772A1 (fr) * 2009-02-27 2012-01-04 Furuno Electric Co., Ltd. Dispositif de détermination de phase et dispositif de détermination de fréquence

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050062482A1 (en) * 2003-09-18 2005-03-24 The Regents Of The University Of Colorado, A Body Corporate Matched delay line voltage converter
US20050259239A1 (en) * 2004-05-21 2005-11-24 Yeah-Min Lin Circuitry and method for measuring time interval with ring oscillator
US20090267664A1 (en) * 2008-04-29 2009-10-29 Toshiya Uozumi Pll circuit
US20100052651A1 (en) * 2008-08-28 2010-03-04 Advantest Corporation Pulse width measurement circuit
US20100097150A1 (en) * 2008-10-16 2010-04-22 Keisuke Ueda Pll circuit
US20100141240A1 (en) * 2008-12-08 2010-06-10 Andrew Hutchinson Methods for determining the frequency or period of a signal
EP2402772A1 (fr) * 2009-02-27 2012-01-04 Furuno Electric Co., Ltd. Dispositif de détermination de phase et dispositif de détermination de fréquence
US20110279299A1 (en) * 2010-05-13 2011-11-17 Postech Academy-Industry Foundation Sub-exponent time-to-digital converter using phase-difference enhancement device

Also Published As

Publication number Publication date
MY187705A (en) 2021-10-13

Similar Documents

Publication Publication Date Title
CN107147379B (zh) 基于fpga的边沿检测方法、系统及时钟数据恢复电路
US8405413B2 (en) Critical path monitor having selectable operating modes and single edge detection
US8280559B2 (en) Apparatus and method for providing cooling to multiple components
US10489595B2 (en) Method and detection circuit for detecting security chip operating state
TWI407696B (zh) 非同步乒乓計數器
Drake et al. Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor
JP2012142889A (ja) 通信回路及びサンプリング調整方法
JP2008042367A (ja) 半導体装置
US9837170B2 (en) Systems and methods for testing performance of memory modules
US9088288B1 (en) Method and apparatus for clock generator
WO2009084396A1 (fr) Circuit de contrôle de temps de propagation et procédé associé
WO2014098557A1 (fr) Système et procédé pour déterminer la fréquence d'un signal
US10276258B2 (en) Memory controller for selecting read clock signal
JP5210646B2 (ja) 被測定信号の変化点を検出する装置、方法および試験装置
KR101334111B1 (ko) 쿼드 데이터 레이트(ｑｄｒ) 제어기 및 그의 실현방법
CN109842406B (zh) 同步电路
KR100897277B1 (ko) 반도체 메모리 장치의 지연 회로
Pakartipangi et al. Analysis of camera array on board data handling using FPGA for nano-satellite application
KR20140087337A (ko) 펄스 신호 생성 회로 및 그의 동작 방법
US9304531B2 (en) Dynamically scaling voltage/frequency
CN210201800U (zh) 一种不存在高电平交集的反相检测时钟发生电路
US11879938B2 (en) Method for detecting perturbations in a logic circuit and logic circuit for implementing this method
JP3408486B2 (ja) 装置間の同期回路
JP2006170894A (ja) 半導体装置およびクロック生成装置
US7821302B2 (en) Frequency monitor

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13830234

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13830234

Country of ref document: EP

Kind code of ref document: A1