WO2014005349A1 - Array substrate, liquid crystal display apparatus, and method for manufacturing array substrate - Google Patents

Array substrate, liquid crystal display apparatus, and method for manufacturing array substrate Download PDF

Info

Publication number
WO2014005349A1
WO2014005349A1 PCT/CN2012/078575 CN2012078575W WO2014005349A1 WO 2014005349 A1 WO2014005349 A1 WO 2014005349A1 CN 2012078575 W CN2012078575 W CN 2012078575W WO 2014005349 A1 WO2014005349 A1 WO 2014005349A1
Authority
WO
WIPO (PCT)
Prior art keywords
electrode layer
layer
array substrate
transparent
transparent electrode
Prior art date
Application number
PCT/CN2012/078575
Other languages
French (fr)
Chinese (zh)
Inventor
覃事建
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to DE112012006496.8T priority Critical patent/DE112012006496T5/en
Priority to US13/580,408 priority patent/US8842252B2/en
Publication of WO2014005349A1 publication Critical patent/WO2014005349A1/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136213Storage capacitors associated with the pixel electrode
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/133345Insulating layers
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

An array substrate comprises a storage electrode layer (520). A surface of the storage electrode layer (520) is sequentially paved with an insulation layer (200) and a transparent electrode layer (800). The storage electrode layer (520) and the transparent electrode layer (800) are isolated only by the insulation layer (200), which increases a capacity of a storage capacitance in comparison with a structure with multi-layer nonmetal mediums. Also disclosed are a liquid crystal display apparatus comprising the array substrate and a method for manufacturing the array substrate.

Description

一种阵列基板、 液晶显示装置及阵列基板的制造方法  Array substrate, liquid crystal display device and method for manufacturing array substrate
【技术领域】 [Technical Field]
本发明涉及电子显示领域, 更具体的说, 涉及一种阵列基板、 液晶显示装 置及阵列基板的制造方法。  The present invention relates to the field of electronic display, and more particularly to an array substrate, a liquid crystal display device, and a method of fabricating an array substrate.
【背景技术】 【Background technique】
液晶显示装置包括背光模组和液晶面板, 液晶面板由相互对置的阵列基板 和彩膜基板组成, 对于 TFT结构的液晶面板, 阵列基板上设有多个 TFT (如图 1所示)、 多个透明电极层和多条纵横交错的扫描线和数据线, 每个 TFT包括跟 扫描线连接的闸极、 跟数据线连接的源极, 以及跟透明电极层连接的漏极, 为 了保障 TFT在一个扫描周期内能维持液晶分子偏转, 一般会在透明电极层下方 设置一层存储电极层, 两者之间形成存储电容, 可以在 TFT导通时候存储电荷, 并在 TFT截止直至下一次导通的期间提供电量, 维持液晶分子偏转。 现有的存 储电容中, 存储电极层和透明电极层之间隔有绝缘层、 保护层等非金属膜层, 存储电容较小, 不利储存电量。  The liquid crystal display device comprises a backlight module and a liquid crystal panel. The liquid crystal panel is composed of an array substrate and a color film substrate which are opposite to each other. For a liquid crystal panel with a TFT structure, a plurality of TFTs are arranged on the array substrate (as shown in FIG. 1 ). a transparent electrode layer and a plurality of criss-crossing scan lines and data lines, each TFT includes a gate connected to the scan line, a source connected to the data line, and a drain connected to the transparent electrode layer, in order to ensure the TFT The liquid crystal molecules can be deflected in one scanning period. Generally, a storage electrode layer is disposed under the transparent electrode layer, and a storage capacitor is formed between the two, so that the charge can be stored when the TFT is turned on, and the TFT is turned off until the next turn-on. The power is supplied during the period to maintain the deflection of the liquid crystal molecules. In the conventional storage capacitor, the storage electrode layer and the transparent electrode layer are separated by a non-metal film layer such as an insulating layer or a protective layer, and the storage capacitance is small, which adversely stores the amount of electricity.
【发明内容】 [Summary of the Invention]
本发明所要解决的技术问题是提供一种存储电容更大的阵列基板、 液晶显 示装置及阵列基板的制造方法。  The technical problem to be solved by the present invention is to provide an array substrate having a larger storage capacitance, a liquid crystal display device, and a method of manufacturing the array substrate.
本发明的目的是通过以下技术方案来实现的:  The object of the present invention is achieved by the following technical solutions:
一种阵列基板, 包括存储电极层, 所述存储电极层表面依次铺设有绝缘层 和透明电极层。  An array substrate includes a storage electrode layer, and the surface of the storage electrode layer is sequentially provided with an insulating layer and a transparent electrode layer.
优选的, 所述阵列基板包括与存储电极层并列设置的闸极电极层, 所述闸 极电极层上方依次设有绝缘层和有源层, 所述有源层上方铺设有源极电极层和 漏极电极层, 所述漏极电极层的一端跟所述透明电极层的一端电连接。 此为一 种具体的漏极电极层跟透明电极层的配合结构, 漏极电极层位于透明电极层的 上方, 两者在边缘处交叠形成电连接。 Preferably, the array substrate includes a gate electrode layer disposed in parallel with the storage electrode layer, and an insulating layer and an active layer are sequentially disposed above the gate electrode layer, and a source electrode layer is disposed above the active layer a drain electrode layer, one end of the drain electrode layer being electrically connected to one end of the transparent electrode layer. This is a specific structure of the drain electrode layer and the transparent electrode layer, and the drain electrode layer is located on the transparent electrode layer. Above, the two overlap at the edges to form an electrical connection.
优选的, 所述有源层包括依次铺设在绝缘层上的 a-Si层和 n+a-Si层, 所述 n+a-Si层上面铺设有源极电极层和所述漏极电极层, 所述源极电极层和漏极电 极层之间设有导电沟道, 所述导电沟道贯穿所述 n+a-Si层, 所述源极电极层、 漏极电极层、 导电沟道及所述透明电极层表面铺设有保护层。 此为一种具体的 TFT结构。  Preferably, the active layer includes an a-Si layer and an n+ a-Si layer which are sequentially laid on the insulating layer, and the source electrode layer and the drain electrode layer are laid on the n+ a-Si layer. a conductive channel is disposed between the source electrode layer and the drain electrode layer, the conductive channel penetrating through the n+a-Si layer, the source electrode layer, the drain electrode layer, and the conductive channel And a surface of the transparent electrode layer is covered with a protective layer. This is a specific TFT structure.
优选的, 所述透明电极层为氧化铟锡材料的透明电极层。 此为一种具体的 透明电极层材料。  Preferably, the transparent electrode layer is a transparent electrode layer of an indium tin oxide material. This is a specific transparent electrode layer material.
一种液晶显示装置, 包括上述的一种阵列基板。  A liquid crystal display device comprising the above array substrate.
一种阵列基板的制造方法, 包括步骤:  A method for manufacturing an array substrate, comprising the steps of:
A: 在玻璃基材上形成 TFT的闸极电极层, 以及存储电极层, 然后在闸极 电极层和存储电极层上面铺设绝缘层;  A: forming a gate electrode layer of the TFT on the glass substrate, and storing the electrode layer, and then laying an insulating layer on the gate electrode layer and the storage electrode layer;
B: 在存储电极层对应区域的绝缘层上形成透明电极层。  B: A transparent electrode layer is formed on the insulating layer of the corresponding region of the storage electrode layer.
C: 制作完成 TFT的源极电极层、 漏极电极层、 导电沟道。  C: The source electrode layer, the drain electrode layer, and the conductive channel of the TFT are completed.
优选的, 所述步骤 B中包括以下步骤:  Preferably, the step B includes the following steps:
B1: 在绝缘层上依次铺设 a-Si层和 n+a-Si层;  B1: laying an a-Si layer and an n+a-Si layer on the insulating layer in sequence;
B2: 在 n+a-Si层上铺设光刻胶, 通过曝光显影, 去除存储电极层对应区域 的光刻胶;  B2: laying a photoresist on the n+a-Si layer, and removing the photoresist of the corresponding region of the storage electrode layer by exposure and development;
B3: 蚀刻掉存储电极层对应区域的的 a-Si层和 n+a-Si层;  B3: etching the a-Si layer and the n+a-Si layer of the corresponding region of the storage electrode layer;
B4: 在光刻胶及存储电极层对应区域的绝缘层表面铺设透明导电材料, 然 后剥离剩余的光刻胶及其表面的透明导电材料, 剩余的透明导电材料在存储电 极层对应区域的绝缘层上形成所述透明电极层。  B4: laying a transparent conductive material on the surface of the insulating layer corresponding to the photoresist and the storage electrode layer, and then peeling off the remaining photoresist and the transparent conductive material on the surface thereof, and the remaining transparent conductive material is in the insulating layer corresponding to the storage electrode layer The transparent electrode layer is formed thereon.
采用该技术方案, 透明电极层无须采用曝光、 显影的方式来制造, 充分利 用上一道工序残留的光刻胶作为掩体, 在剥离光刻胶的时候自然剥离其表面的 透明导电材料, 残留的透明导电材料自然形成所需的透明电极层; 这样就节省 了一道光罩制程, 有利于提高生产效率, 降低制造成本。 优选的, 所述步骤 B中包括以下步骤: With this technical solution, the transparent electrode layer is not required to be manufactured by exposure and development, and the photoresist remaining in the previous process is fully utilized as a mask, and the transparent conductive material on the surface is naturally peeled off when the photoresist is peeled off, and the residual transparent The conductive material naturally forms the desired transparent electrode layer; this saves a mask process, which is beneficial to increase production efficiency and reduce manufacturing costs. Preferably, the step B includes the following steps:
B1: 在绝缘层上铺设透明导电材料;  B1: laying a transparent conductive material on the insulating layer;
B2: 在透明导电材料上铺设光刻胶, 通过曝光显影, 形成透明电极图案; B3: 蚀刻掉透明电极图案以外的透明导电材料;  B2: laying a photoresist on the transparent conductive material, forming a transparent electrode pattern by exposure and development; B3: etching away the transparent conductive material other than the transparent electrode pattern;
B4: 在透明电极图案和绝缘层表面依次铺设 a-Si层和 n+a-Si层  B4: laying a-Si layer and n+a-Si layer in sequence on the transparent electrode pattern and the surface of the insulating layer
B5: 剥离剩余的光刻胶, 棵露的透明导电材料形成所述透明电极层。  B5: The remaining photoresist is peeled off, and the exposed transparent conductive material forms the transparent electrode layer.
此为另一种透明电极层的制造方法, 利用曝光显影方式形成透明电极层, 并利用残留的光刻胶作为掩体,直接形成 TFT的 a-Si层和 n+a-Si层,取消了 a-Si 层和 n+a-Si层单独的光罩制程, 有利于提高生产效率, 降低制造成本。  This is another method for manufacturing a transparent electrode layer. The transparent electrode layer is formed by exposure and development, and the a-Si layer and the n+a-Si layer of the TFT are directly formed by using the residual photoresist as a mask, and a is eliminated. The separate mask process of the -Si layer and the n+a-Si layer helps to increase production efficiency and reduce manufacturing costs.
优选的, 所述步骤 C中包括以下步骤:  Preferably, the step C includes the following steps:
C1: 在阵列基板表面铺设金属导电层, 覆盖透明电极层和 n+a-Si层; C1: laying a metal conductive layer on the surface of the array substrate, covering the transparent electrode layer and the n+a-Si layer;
C2: 在金属导电层表面铺设光刻胶, 通过曝光、 显影形成 TFT的源极图案 和漏极图案, 所述漏极图案覆盖所述透明电极层的一端; C2: laying a photoresist on a surface of the metal conductive layer, forming a source pattern and a drain pattern of the TFT by exposure and development, the drain pattern covering one end of the transparent electrode layer;
C3: 蚀刻金属导电层, 形成 TFT的源极电极层和漏极电极层;  C3: etching a metal conductive layer to form a source electrode layer and a drain electrode layer of the TFT;
C4: 完全蚀刻掉源极电极层和漏极电极层之间棵露的 n+a-Si层材料, 形成 导电沟道;  C4: completely etching away the exposed n+a-Si layer material between the source electrode layer and the drain electrode layer to form a conductive channel;
C5: 在所述源极电极层、 漏极电极层、 导电沟道和透明电极层表面铺设保 护层。  C5: A protective layer is laid on the surface of the source electrode layer, the drain electrode layer, the conductive channel, and the transparent electrode layer.
此为一种具体的源极电极层和漏极电极层制造方法, 由于漏极图案覆盖所 述透明电极层的一端, 依次剥离漏极图案后, 形成的漏极电极层自然会跟透明 电极层交叠, 形成电连接。  This is a specific method for manufacturing the source electrode layer and the drain electrode layer. Since the drain pattern covers one end of the transparent electrode layer, and the drain pattern is sequentially stripped, the formed drain electrode layer naturally follows the transparent electrode layer. Overlap, forming an electrical connection.
优选的, 所述透明电极层采用氧化铟锡材料。 此为一种具体的透明电极层 材料。  Preferably, the transparent electrode layer is made of indium tin oxide material. This is a specific transparent electrode layer material.
本发明公开了一种阵列基板、 液晶显示装置及阵列基板的制造方法, 本发 明中存储电极层和透明电极层之间仅隔有绝缘层, 相比间隔有绝缘层、 保护层 等多层非金属膜层的结构, 提高了存储电容的容量。 【附图说明】 The invention discloses an array substrate, a liquid crystal display device and a method for manufacturing the array substrate. In the invention, only the insulating layer is separated between the storage electrode layer and the transparent electrode layer, and the insulating layer and the protective layer are separated by a plurality of layers. The structure of the metal film layer increases the capacity of the storage capacitor. [Description of the Drawings]
图 1是现有的一种阵列基板的结构示意图;  1 is a schematic structural view of a conventional array substrate;
图 2是本发明阵列基板的结构示意图;  2 is a schematic structural view of an array substrate of the present invention;
图 3是本发明实施例步骤 a效果图;  3 is an effect diagram of step a of the embodiment of the present invention;
图 4是本发明实施例步骤 b效果图;  4 is an effect diagram of step b of an embodiment of the present invention;
图 5是本发明实施例步骤 c效果图;  Figure 5 is an effect diagram of step c of the embodiment of the present invention;
图 6是本发明实施例步骤 d效果图;  Figure 6 is an effect diagram of step d of the embodiment of the present invention;
图 7是本发明实施例步骤 e溅镀透明电极层的效果图;  7 is a view showing an effect of sputtering a transparent electrode layer in step e of the embodiment of the present invention;
图 9是本发明实施例步骤 f效果图;  Figure 9 is a diagram showing the effect of step f in the embodiment of the present invention;
图 10是本发明实施例步骤 g效果图;  Figure 10 is an effect diagram of step g of the embodiment of the present invention;
图 11是本发明实施例步骤 h效果图;  Figure 11 is an effect diagram of step h of the embodiment of the present invention;
图 12是本发明实施例步骤 i效果图;  Figure 12 is an effect diagram of the step i of the embodiment of the present invention;
其中: 100、 玻璃基材; 200、 绝缘层; 300、 a-Si层; 400、 N+a-Si层; 510、 闸极电极层; 520、 存储电极层; 600、 金属导电层; 610、 源极电极层; 620、 漏极电极层; 700、 保护层; 800、 透明电极层。  Wherein: 100, glass substrate; 200, insulating layer; 300, a-Si layer; 400, N+a-Si layer; 510, gate electrode layer; 520, storage electrode layer; 600, metal conductive layer; a source electrode layer; 620, a drain electrode layer; 700, a protective layer; 800, a transparent electrode layer.
【具体实施方式】 【detailed description】
本发明公开了一种液晶显示装置, 包括背光模组和液晶面板, 液晶面板由 相互対置的阵列基板和彩膜基板组成, 本发明所述的阵列基板上设有多个 TFT、 多个透明电极层和多条纵横交错的扫描线和数据线, 每个 TFT包括跟扫描线连 接的闸极电极层、 跟数据线连接的源极电极层, 以及跟透明电极层连接的漏极 电极层。 所述阵列基板还包括存储电极层, 所述存储电极层表面依次铺设有绝 缘层和透明电极层。  The present invention discloses a liquid crystal display device comprising a backlight module and a liquid crystal panel. The liquid crystal panel is composed of an array substrate and a color filter substrate disposed on each other. The array substrate of the present invention is provided with a plurality of TFTs and a plurality of transparent electrodes. And a plurality of criss-crossing scan lines and data lines, each of the TFTs includes a gate electrode layer connected to the scan line, a source electrode layer connected to the data line, and a drain electrode layer connected to the transparent electrode layer. The array substrate further includes a storage electrode layer, and the surface of the storage electrode layer is sequentially provided with an insulating layer and a transparent electrode layer.
如图 2所示, 阵列基板的存储电极层 520和闸极电极层 510都设置在玻璃 基材 100上, 闸极电极层 510上面依次铺设有绝缘层 200, a-Si层 300和 N+a-Si 层 400, N+a-Si层 400上面铺设有源极电极层 610和漏极电极层 620, 所述源 极电极层 610和漏极电极层 620之间设有导电沟道,导电沟道贯穿 N+a-Si层 400; 存储电极层 520上铺设有绝缘层 200和透明电极层 800,漏极电极层 620铺设在 透明电极层 800上方, 并跟透明电极层 800的一端交叠, 实现电连接。 源极电 极层 610、 漏极电极层 620、导电沟道及透明电极层 800表面铺设有保护层 700。 透明电极层 800可以选用氧化铟锡等透明导电材料制成。 As shown in FIG. 2, the storage electrode layer 520 and the gate electrode layer 510 of the array substrate are all disposed on the glass substrate 100. The gate electrode layer 510 is sequentially provided with an insulating layer 200, an a-Si layer 300 and N+a. -Si a layer 400, a source electrode layer 610 and a drain electrode layer 620 are disposed on the N+a-Si layer 400. A conductive channel is disposed between the source electrode layer 610 and the drain electrode layer 620. The N+a-Si layer 400 is provided with an insulating layer 200 and a transparent electrode layer 800. The drain electrode layer 620 is disposed above the transparent electrode layer 800 and overlaps with one end of the transparent electrode layer 800 to realize electricity. connection. A protective layer 700 is disposed on the surface of the source electrode layer 610, the drain electrode layer 620, the conductive channel, and the transparent electrode layer 800. The transparent electrode layer 800 may be made of a transparent conductive material such as indium tin oxide.
本发明中存储电极层 520和透明电极层 800之间仅隔有绝缘层 200,相比多 层非金属介质的结构, 提高了存储电容的容量。 下面结合附图和较佳的实施例 对本发明的阵列基板的制作方法作进一步说明。  In the present invention, only the insulating layer 200 is interposed between the storage electrode layer 520 and the transparent electrode layer 800, and the capacity of the storage capacitor is increased compared to the structure of the multi-layer non-metal medium. The method for fabricating the array substrate of the present invention will be further described below with reference to the accompanying drawings and preferred embodiments.
实施例一  Embodiment 1
此为本发明最佳实施方式, 包括步骤:  This is a preferred embodiment of the invention, including the steps:
a: 如图 3所示, 用溅镀方式在玻璃基材 100上沉积金属层, 再经过涂胶曝 光显影的成像方法制作成闸极电极层 510和存储电极层 520,溅镀的金属层材料 为高导电率金属, 如: Al、 Cu、 Ag、 Mo、 Cr、 Ti等, 所述闸极电极层 510和存 b: 如图 4所示, 化学气相沉积(CVD )方式在闸极电极层 510和存储电极 层 520上依次沉积绝缘层 200、 有源层(依次为 a-Si层 300和 N+a-Si层 400 ); c: 如图 5所示, 在有源层表面(即在 N+a-Si层 400上)铺设光刻胶 (图 5 的 PR所示), 通过曝光显影, 去除存储电极层 520对应区域的光刻胶;  a: as shown in FIG. 3, a metal layer is deposited on the glass substrate 100 by sputtering, and then formed into a gate electrode layer 510 and a storage electrode layer 520 by a coating exposure development method, and the sputtered metal layer material is formed. For high conductivity metals, such as: Al, Cu, Ag, Mo, Cr, Ti, etc., the gate electrode layer 510 and the storage b: as shown in FIG. 4, a chemical vapor deposition (CVD) method in the gate electrode layer An insulating layer 200 and an active layer (in the order of the a-Si layer 300 and the N+a-Si layer 400) are sequentially deposited on the 510 and the storage electrode layer 520; c: as shown in FIG. 5, on the surface of the active layer (ie, at a photoresist (shown as PR in FIG. 5) is laid on the N+a-Si layer 400, and the photoresist in the corresponding region of the storage electrode layer 520 is removed by exposure and development;
d: 用干法等离子刻蚀(刻蚀主要气体为 F的化合气体)的方法去除存储电 极层 520对应区域的有源层, 留下绝缘层 200 (参见图 6 );  d: removing the active layer of the corresponding region of the storage electrode layer 520 by dry plasma etching (etching the compound gas whose main gas is F), leaving the insulating layer 200 (see FIG. 6);
e: 直接用溅镀的方式沉积透明电极层 800 (其材料可以为: ITO、 ΙΖΟ等类 似材料), 剥离光刻胶后, TFT有源层上方的透明电极层 800将自动去除, 留下 存储电极层 520区域上方和 TFT像素处的透明电极层 800 (参见图 7、 8 );  e: depositing the transparent electrode layer 800 directly by sputtering (the material may be: ITO, germanium, etc.), after the photoresist is stripped, the transparent electrode layer 800 above the TFT active layer is automatically removed, leaving the storage a transparent electrode layer 800 above the electrode layer 520 region and at the TFT pixel (see FIGS. 7, 8);
f:用溅镀方式铺设金属导电层 600,覆盖透明电极层 800和 TFT有源层, 其 材料为高导电率金属, 如: Al、 Cu、 Ag、 Mo、 Cr、 Ti等(参见图 9 ); g: 如图 10所示, 在金属导电层 600表面铺设光刻胶(图 9的 PR所示;), 通过曝光、 显影形成 TFT的源极图案和漏极图案, 所述漏极图案覆盖所述透明 电极层 800的一端; f: a metal conductive layer 600 is deposited by sputtering, covering the transparent electrode layer 800 and the active layer of the TFT, and the material thereof is a high conductivity metal such as Al, Cu, Ag, Mo, Cr, Ti, etc. (see FIG. 9) ; g: as shown in FIG. 10, a photoresist is deposited on the surface of the metal conductive layer 600 (shown as PR in FIG. 9), and a source pattern and a drain pattern of the TFT are formed by exposure and development, and the drain pattern covers the surface. One end of the transparent electrode layer 800;
h: 采用湿法刻蚀方法处理金属导电层 600, 形成 TFT的源极电极层 610和 漏极电极层 620 (参见图 11 ); 图 12 );  h: the metal conductive layer 600 is processed by a wet etching method to form a source electrode layer 610 and a drain electrode layer 620 of the TFT (see FIG. 11); FIG. 12);
j: 最后用 CVD方法沉积一层保护层 700 ( passivation ), 覆盖源极电极层 610、 漏极电极层 620、 导电沟道和透明电极层 800 (参见图 2 )。  j: Finally, a protective layer 700 (passivation) is deposited by CVD, covering the source electrode layer 610, the drain electrode layer 620, the conductive channel and the transparent electrode layer 800 (see Fig. 2).
采用该技术方案, 透明电极层无须采用曝光、 显影的方式来制造, 充分利 用上一道工序残留的光刻胶作为掩体, 在剥离光刻胶的时候自然剥离其表面的 透明导电材料, 残留的透明导电材料自然形成所需的透明电极层; 这样就节省 了一道光罩制程, 只需采用 3 道光罩就能生产出阵列基板, 有利于提高生产效 率, 降低制造成本。 当然本发明中的 TFT部分的结构也可以选用现有的技术来 制作。  With this technical solution, the transparent electrode layer is not required to be manufactured by exposure and development, and the photoresist remaining in the previous process is fully utilized as a mask, and the transparent conductive material on the surface is naturally peeled off when the photoresist is peeled off, and the residual transparent The conductive material naturally forms the desired transparent electrode layer; this saves a mask process, and the array substrate can be produced by using only three masks, which is advantageous for improving production efficiency and reducing manufacturing cost. Of course, the structure of the TFT portion in the present invention can also be fabricated by using existing techniques.
实施例二  Embodiment 2
一种阵列基板的制造方法, 包括步骤:  A method for manufacturing an array substrate, comprising the steps of:
a: 在绝缘层 200上直接用溅镀的方式沉积透明电极层 800 (其材料可以为: ΙΤΟ、 ΙΖΟ等类似材料);  a: depositing a transparent electrode layer 800 directly on the insulating layer 200 by sputtering (the material may be: ΙΤΟ, ΙΖΟ, etc.);
b: 在透明导电材料上铺设光刻胶, 通过曝光显影, 形成存储电极层 520区 域上方和 TFT像素处的透明电极图案;  b: laying a photoresist on the transparent conductive material, and forming a transparent electrode pattern over the area of the storage electrode layer 520 and at the TFT pixel by exposure and development;
c: 蚀刻掉透明电极图案以外的透明导电材料;  c: etching away the transparent conductive material other than the transparent electrode pattern;
d:在存储电极层 520区域上方和 TFT像素处的透明电极图案和绝缘层 200 表面铺设有源层(依次铺设 a-Si层 300和 N+a-Si层 400 );  d: an active layer is laid over the surface of the storage electrode layer 520 and the transparent electrode pattern and the insulating layer 200 at the TFT pixel (the a-Si layer 300 and the N+a-Si layer 400 are sequentially laid);
e: 剥离剩余的光刻胶, 棵露的透明导电材料形成所述透明电极层 800; f:用溅镀方式铺设金属导电层 600,覆盖透明电极层 800和 TFT有源层, 其 材料为高导电率金属, 如: Al、 Cu、 Ag、 Mo、 Cr、 Ti等; e: peeling off the remaining photoresist, the exposed transparent conductive material forms the transparent electrode layer 800; f: laying the metal conductive layer 600 by sputtering, covering the transparent electrode layer 800 and the TFT active layer, The material is a high conductivity metal such as: Al, Cu, Ag, Mo, Cr, Ti, etc.;
g: 在金属导电层 600表面铺设光刻胶, 通过曝光、 显影形成 TFT的源极 图案和漏极图案, 所述漏极图案覆盖所述透明电极层 800的一端;  g: a photoresist is deposited on the surface of the metal conductive layer 600, and a source pattern and a drain pattern of the TFT are formed by exposure and development, and the drain pattern covers one end of the transparent electrode layer 800;
h: 采用湿法刻蚀方法处理金属导电层 600, 形成 TFT的源极电极层 610和 漏极电极层 620; j: 最后用 CVD方法沉积一层保护层 700 ( passivation ), 覆盖源极电极层 610、 漏极电极层 620、 导电沟道和透明电极层 800。  h: processing the metal conductive layer 600 by a wet etching method to form a source electrode layer 610 and a drain electrode layer 620 of the TFT; j: finally depositing a protective layer 700 (passivation) by the CVD method to cover the source electrode layer 610. A drain electrode layer 620, a conductive channel, and a transparent electrode layer 800.
此为本发明阵列基板的另一种制造方法, 利用曝光显影方式形成透明电极 层, 并利用残留的光刻胶作为掩体, 直接形成 TFT的有源层(a-Si层和 N+a-Si 层), 取消了 a-Si层和 N+a-Si层单独的光罩制程, 有利于提高生产效率, 降低 制造成本。 当然本发明中的 TFT部分的结构也可以选用现有的技术来制作。  This is another manufacturing method of the array substrate of the present invention. The transparent electrode layer is formed by exposure and development, and the active layer of the TFT (a-Si layer and N+a-Si is directly formed by using the residual photoresist as a mask). Layer), the separate mask process of the a-Si layer and the N+a-Si layer is eliminated, which is advantageous for improving production efficiency and reducing manufacturing cost. Of course, the structure of the TFT portion in the present invention can also be fabricated using existing techniques.
以上内容是结合具体的优选实施方式对本发明所作的进一步详细说明, 不 能认定本发明的具体实施只局限于这些说明。 对于本发明所属技术领域的普通 技术人员来说, 在不脱离本发明构思的前提下, 还可以做出若干筒单推演或替 换, 都应当视为属于本发明的保护范围。  The above is a further detailed description of the present invention in connection with the specific preferred embodiments. It is not intended that the specific embodiments of the invention are limited to the description. It will be apparent to those skilled in the art that the present invention may be practiced without departing from the spirit and scope of the invention.

Claims

权利要求 Rights request
1、 一种阵列基板, 包括存储电极层, 其特征在于, 所述存储电极层表面依 次铺设有绝缘层和透明电极层。 1. An array substrate, including a storage electrode layer, characterized in that an insulating layer and a transparent electrode layer are laid on the surface of the storage electrode layer in sequence.
2、 如权利要求 1所述的一种阵列基板, 其特征在于, 所述透明电极层为氧 化铟锡材料的透明电极层。 2. The array substrate according to claim 1, wherein the transparent electrode layer is a transparent electrode layer made of indium tin oxide material.
3、 如权利要求 1所述的一种阵列基板, 其特征在于, 所述阵列基板包括与 存储电极层并列设置的闸极电极层, 所述闸极电极层上方依次设有绝缘层和有 源层, 所述有源层上方铺设有源极电极层和漏极电极层, 所述漏极电极层的一 端跟所述透明电极层的一端电连接。 3. The array substrate according to claim 1, wherein the array substrate includes a gate electrode layer arranged in parallel with the storage electrode layer, and an insulating layer and an active layer are arranged above the gate electrode layer. layer, a source electrode layer and a drain electrode layer are laid above the active layer, and one end of the drain electrode layer is electrically connected to one end of the transparent electrode layer.
4、 如权利要求 3所述的一种阵列基板, 其特征在于, 所述透明电极层为氧 化铟锡材料的透明电极层。 4. The array substrate according to claim 3, wherein the transparent electrode layer is a transparent electrode layer made of indium tin oxide material.
5、 如权利要求 1所述的一种阵列基板, 其特征在于, 所述有源层包括依次 铺设在绝缘层上的 a-Si层和 n+a-Si层, 所述 n+a-Si层上面铺设有源极电极层和 所述漏极电极层, 所述源极电极层和漏极电极层之间设有导电沟道, 所述导电 沟道贯穿所述 n+a-Si层, 所述源极电极层、 漏极电极层、 导电沟道及所述透明 电极层表面铺设有保护层。 5. The array substrate according to claim 1, wherein the active layer includes an a-Si layer and an n+a-Si layer sequentially laid on the insulating layer, and the n+a-Si layer A source electrode layer and the drain electrode layer are laid on the layer, a conductive channel is provided between the source electrode layer and the drain electrode layer, and the conductive channel penetrates the n+a-Si layer, A protective layer is laid on the surface of the source electrode layer, the drain electrode layer, the conductive channel and the transparent electrode layer.
6、 如权利要求 5所述的一种阵列基板, 其特征在于, 所述透明电极层为氧 化铟锡材料的透明电极层。 6. The array substrate according to claim 5, wherein the transparent electrode layer is a transparent electrode layer made of indium tin oxide material.
7、 一种液晶显示装置, 包括一种阵列基板, 一种阵列基板, 包括存储电极 层, 其特征在于, 所述存储电极层表面依次铺设有绝缘层和透明电极层。 7. A liquid crystal display device, including an array substrate, and an array substrate including a storage electrode layer, characterized in that an insulating layer and a transparent electrode layer are laid on the surface of the storage electrode layer in sequence.
8、 如权利要求 7所述的一种阵列基板, 其特征在于, 所述透明电极层为氧 化铟锡材料的透明电极层。 8. The array substrate according to claim 7, wherein the transparent electrode layer is a transparent electrode layer made of indium tin oxide material.
9、 如权利要求 7所述的一种阵列基板, 其特征在于, 所述阵列基板包括与 存储电极层并列设置的闸极电极层, 所述闸极电极层上方依次设有绝缘层和有 源层, 所述有源层上方铺设有源极电极层和漏极电极层, 所述漏极电极层的一 端跟所述透明电极层的一端电连接。 9. The array substrate according to claim 7, wherein the array substrate includes a gate electrode layer arranged in parallel with the storage electrode layer, and an insulating layer and an active layer are sequentially provided above the gate electrode layer. layer, a source electrode layer and a drain electrode layer are laid above the active layer, and one of the drain electrode layers The end is electrically connected to one end of the transparent electrode layer.
10、 如权利要求 7所述的一种阵列基板, 其特征在于, 所述有源层包括依 次铺设在绝缘层上的 a-Si层和 n+a-Si层, 所述 n+a-Si层上面铺设有源极电极层 和所述漏极电极层, 所述源极电极层和漏极电极层之间设有导电沟道, 所述导 电沟道贯穿所述 n+a-Si层, 所述源极电极层、 漏极电极层、 导电沟道及所述透 明电极层表面铺设有保护层。 10. The array substrate according to claim 7, wherein the active layer includes an a-Si layer and an n+a-Si layer sequentially laid on the insulating layer, and the n+a-Si layer A source electrode layer and the drain electrode layer are laid on the layer, a conductive channel is provided between the source electrode layer and the drain electrode layer, and the conductive channel penetrates the n+a-Si layer, A protective layer is laid on the surface of the source electrode layer, the drain electrode layer, the conductive channel and the transparent electrode layer.
11、 一种阵列基板的制造方法, 包括步骤: 11. A method for manufacturing an array substrate, including the steps:
A: 在玻璃基材上形成 TFT的闸极电极层, 以及存储电极层, 然后在闸极 电极层和存储电极层上面铺设绝缘层; A: Form the TFT gate electrode layer and storage electrode layer on the glass substrate, and then lay an insulating layer on the gate electrode layer and storage electrode layer;
B: 在存储电极层对应区域的绝缘层上形成透明电极层。 B: Form a transparent electrode layer on the insulating layer in the corresponding area of the storage electrode layer.
C: 制作完成 TFT的源极电极层、 漏极电极层、 导电沟道。 C: The source electrode layer, drain electrode layer, and conductive channel of the TFT are completed.
12、 如权利要求 11所述的一种阵列基板的制造方法, 其特征在于, 所述步 骤 B中包括以下步骤: 12. The method for manufacturing an array substrate according to claim 11, wherein step B includes the following steps:
B1: 在绝缘层上依次铺设 a-Si层和 n+a-Si层; B1: Lay a-Si layer and n+a-Si layer on the insulating layer in sequence;
B2: 在 n+a-Si层上铺设光刻胶, 通过曝光显影, 去除存储电极层对应区域 的光刻胶; B2: Lay photoresist on the n+a-Si layer, and remove the photoresist in the corresponding area of the storage electrode layer through exposure and development;
B3: 蚀刻掉存储电极层对应区域的的 a-Si层和 n+a-Si层; B3: Etch away the a-Si layer and n+a-Si layer in the corresponding area of the storage electrode layer;
B4: 在光刻胶及存储电极层对应区域的绝缘层表面铺设透明导电材料, 然 后剥离剩余的光刻胶及其表面的透明导电材料, 剩余的透明导电材料在存储电 极层对应区域的绝缘层上形成所述透明电极层。 B4: Lay transparent conductive material on the surface of the insulating layer corresponding to the photoresist and storage electrode layer, then peel off the remaining photoresist and the transparent conductive material on the surface. The remaining transparent conductive material is placed on the insulating layer corresponding to the storage electrode layer. The transparent electrode layer is formed on.
13、 如权利要求 12所述的一种阵列基板的制造方法, 其特征在于, 所述步 骤 C中包括以下步骤: 13. The method for manufacturing an array substrate according to claim 12, wherein step C includes the following steps:
C1: 在阵列基板表面铺设金属导电层, 覆盖透明电极层和 n+a-Si层; C2: 在金属导电层表面铺设光刻胶, 通过曝光、 显影形成 TFT的源极图案 和漏极图案, 所述漏极图案覆盖所述透明电极层的一端; C1: Lay a metal conductive layer on the surface of the array substrate, covering the transparent electrode layer and n+a-Si layer; C2: Lay photoresist on the surface of the metal conductive layer, and form the source pattern and drain pattern of the TFT through exposure and development. The drain pattern covers one end of the transparent electrode layer;
C3: 蚀刻金属导电层, 形成 TFT的源极电极层和漏极电极层; C4: 完全蚀刻掉源极电极层和漏极电极层之间棵露的 n+a-Si层材料, 形成 导电沟道; C3: Etch the metal conductive layer to form the source electrode layer and drain electrode layer of the TFT; C4: Completely etch away the exposed n+a-Si layer material between the source electrode layer and the drain electrode layer to form a conductive channel;
C5: 在所述源极电极层、 漏极电极层、 导电沟道和透明电极层表面铺设保 护层。 C5: Lay a protective layer on the surface of the source electrode layer, drain electrode layer, conductive channel and transparent electrode layer.
14、 如权利要求 11所述的一种阵列基板的制造方法, 其特征在于, 所述步 骤 B中包括以下步骤: 14. The method for manufacturing an array substrate according to claim 11, wherein step B includes the following steps:
B1: 在绝缘层上铺设透明导电材料; B1: Lay transparent conductive material on the insulation layer;
B2: 在透明导电材料上铺设光刻胶, 通过曝光显影, 形成透明电极图案; B2: Lay photoresist on the transparent conductive material, and form a transparent electrode pattern through exposure and development;
B3: 蚀刻掉透明电极图案以外的透明导电材料; B3: Etch away the transparent conductive material other than the transparent electrode pattern;
B4: 在透明电极图案和绝缘层表面依次铺设 a-Si层和 n+a-Si层; B4: Lay a-Si layer and n+a-Si layer on the surface of the transparent electrode pattern and insulating layer in sequence;
B5: 剥离剩余的光刻胶, 棵露的透明导电材料形成所述透明电极层。 B5: Peel off the remaining photoresist and expose the transparent conductive material to form the transparent electrode layer.
15、 如权利要求 14所述的一种阵列基板的制造方法, 其特征在于, 所述步 骤 C中包括以下步骤: 15. The manufacturing method of an array substrate as claimed in claim 14, wherein step C includes the following steps:
C1: 在阵列基板表面铺设金属导电层, 覆盖透明电极层和 n+a-Si层; C1: Lay a metal conductive layer on the surface of the array substrate, covering the transparent electrode layer and n+a-Si layer;
C2: 在金属导电层表面铺设光刻胶, 通过曝光、 显影形成 TFT的源极图案 和漏极图案, 所述漏极图案覆盖所述透明电极层的一端; C2: Lay photoresist on the surface of the metal conductive layer, and form the source pattern and drain pattern of the TFT through exposure and development. The drain pattern covers one end of the transparent electrode layer;
C3: 蚀刻金属导电层, 形成 TFT的源极电极层和漏极电极层; C3: Etch the metal conductive layer to form the source electrode layer and drain electrode layer of the TFT;
C4: 完全蚀刻掉源极电极层和漏极电极层之间棵露的 n+a-Si层材料, 形成 导电沟道; C4: Completely etch away the exposed n+a-Si layer material between the source electrode layer and the drain electrode layer to form a conductive channel;
C5: 在所述源极电极层、 漏极电极层、 导电沟道和透明电极层表面铺设保 护层。 C5: Lay a protective layer on the surface of the source electrode layer, drain electrode layer, conductive channel and transparent electrode layer.
16、 如权利要求 11所述的一种阵列基板的制造方法, 其特征在于, 所述透 明电极层采用氧化铟锡材料。 16. The manufacturing method of an array substrate according to claim 11, wherein the transparent electrode layer is made of indium tin oxide material.
PCT/CN2012/078575 2012-07-02 2012-07-12 Array substrate, liquid crystal display apparatus, and method for manufacturing array substrate WO2014005349A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE112012006496.8T DE112012006496T5 (en) 2012-07-02 2012-07-12 Matrix substrate, liquid crystal display and method for producing a matrix substrate
US13/580,408 US8842252B2 (en) 2012-07-02 2012-07-12 Array substrate, LCD device, and method for manufacturing array substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN2012102237972A CN102749776A (en) 2012-07-02 2012-07-02 Array substrate, liquid crystal display device and manufacturing method of array substrate
CN201210223797.2 2012-07-02

Publications (1)

Publication Number Publication Date
WO2014005349A1 true WO2014005349A1 (en) 2014-01-09

Family

ID=47030089

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/078575 WO2014005349A1 (en) 2012-07-02 2012-07-12 Array substrate, liquid crystal display apparatus, and method for manufacturing array substrate

Country Status (3)

Country Link
CN (1) CN102749776A (en)
DE (1) DE112012006496T5 (en)
WO (1) WO2014005349A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1445583A (en) * 2002-03-15 2003-10-01 Lg.飞利浦Lcd有限公司 Liquid crystal display and manufacturing method thereof
CN101097375A (en) * 2006-06-30 2008-01-02 Lg.菲利浦Lcd株式会社 Array substrate for liquid crystal display device and method of fabricating the same
CN101304033A (en) * 2007-05-11 2008-11-12 三菱电机株式会社 Display device and manufacturing method thereof
US20090108264A1 (en) * 2007-10-31 2009-04-30 Mitsubishi Electric Corporation Laminated conductive film, electro-optical display device and production method of same
CN102306650A (en) * 2011-07-13 2012-01-04 友达光电股份有限公司 Pixel structure and manufacturing method thereof
CN102385196A (en) * 2011-10-25 2012-03-21 深圳市华星光电技术有限公司 Liquid crystal display (LCD) panel and formation method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101107265B1 (en) * 2004-12-31 2012-01-19 엘지디스플레이 주식회사 Thin Film Transistor Substrate of Horizontal Electric Field And Fabricating Method Thereof, Liquid Crystal Display Panel Using The Same And Fabricating Method Thereof
US20110085121A1 (en) * 2009-10-08 2011-04-14 Hydis Technologies Co., Ltd. Fringe Field Switching Mode Liquid Crystal Display Device and Method of Fabricating the Same
JP5771365B2 (en) * 2009-11-23 2015-08-26 三星ディスプレイ株式會社Samsung Display Co.,Ltd. Medium and small liquid crystal display

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1445583A (en) * 2002-03-15 2003-10-01 Lg.飞利浦Lcd有限公司 Liquid crystal display and manufacturing method thereof
CN101097375A (en) * 2006-06-30 2008-01-02 Lg.菲利浦Lcd株式会社 Array substrate for liquid crystal display device and method of fabricating the same
CN101304033A (en) * 2007-05-11 2008-11-12 三菱电机株式会社 Display device and manufacturing method thereof
US20090108264A1 (en) * 2007-10-31 2009-04-30 Mitsubishi Electric Corporation Laminated conductive film, electro-optical display device and production method of same
CN102306650A (en) * 2011-07-13 2012-01-04 友达光电股份有限公司 Pixel structure and manufacturing method thereof
CN102385196A (en) * 2011-10-25 2012-03-21 深圳市华星光电技术有限公司 Liquid crystal display (LCD) panel and formation method thereof

Also Published As

Publication number Publication date
DE112012006496T5 (en) 2015-02-26
CN102749776A (en) 2012-10-24

Similar Documents

Publication Publication Date Title
CN103354218B (en) Array base palte and preparation method thereof and display device
CN102751240B (en) Thin film transistor array substrate, manufacturing method thereof, display panel and display device
US9236405B2 (en) Array substrate, manufacturing method and the display device thereof
CN103489877B (en) Array base palte and manufacture method thereof and display unit
US9646997B2 (en) Array substrate, method for manufacturing the same and display device
CN105070684B (en) Preparation method, array base palte and the display device of array base palte
CN102629569B (en) TFT array substrate and method for manufacturing the same
WO2014166181A1 (en) Thin-film transistor and manufacturing method thereof, array base plate and display apparatus
CN103545319A (en) Low-temperature polycrystalline silicon thin film transistor array substrate, manufacturing method thereof and display device
WO2014146358A1 (en) Array substrate, method for manufacturing array substrate, and display device
WO2015143745A1 (en) Manufacturing method of array substrate
CN210272363U (en) Array substrate and display panel
JP2011186424A (en) Array substrate for liquid crystal display device and method for manufacturing the same
CN102456620B (en) Array substrate and manufacturing method thereof
WO2013071838A1 (en) Color film substrate, tft array substrate, manufacturing method thereof and liquid crystal display panel
CN110620080A (en) Manufacturing method of array substrate, array substrate and display panel
CN102254861B (en) Manufacturing methods of thin film transistor matrix substrate and display panel
WO2019196191A1 (en) Method for preparing tft array substrate, tft array substrate, and display panel
CN103456747A (en) Array substrate, manufacturing method of array substrate and display device
CN101893799B (en) Liquid crystal display panel and manufacturing method thereof
CN103700670B (en) Array base palte and preparation method thereof, display device
CN103941448B (en) A kind of thin-film transistor array base-plate and preparation method thereof, liquid crystal display
CN101197332A (en) Pixel structure manufacturing method
CN104934442B (en) Array base palte and preparation method thereof, display panel and display device
WO2014005349A1 (en) Array substrate, liquid crystal display apparatus, and method for manufacturing array substrate

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 13580408

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12880485

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 112012006496

Country of ref document: DE

Ref document number: 1120120064968

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12880485

Country of ref document: EP

Kind code of ref document: A1