WO2013170461A1 - 一种led恒流驱动芯片及其输出电流控制方法 - Google Patents

一种led恒流驱动芯片及其输出电流控制方法 Download PDF

Info

Publication number
WO2013170461A1
WO2013170461A1 PCT/CN2012/075617 CN2012075617W WO2013170461A1 WO 2013170461 A1 WO2013170461 A1 WO 2013170461A1 CN 2012075617 W CN2012075617 W CN 2012075617W WO 2013170461 A1 WO2013170461 A1 WO 2013170461A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
current
output
control
module
Prior art date
Application number
PCT/CN2012/075617
Other languages
English (en)
French (fr)
Inventor
胡家同
Original Assignee
深圳市摩西尔电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市摩西尔电子有限公司 filed Critical 深圳市摩西尔电子有限公司
Priority to PCT/CN2012/075617 priority Critical patent/WO2013170461A1/zh
Publication of WO2013170461A1 publication Critical patent/WO2013170461A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element

Definitions

  • the invention relates to an LED driving control technology, in particular to an LED constant current driving chip with a fast setting function and a control data setting method thereof.
  • the display is one of the important media for people to receive a variety of information.
  • the display has an important indicator, that is, the display's quick response capability.
  • the current control data of the traditional LED constant current driving chip is serially transmitted by the shift register module. Since the shift register module uses words as the processing unit, the longer the word length, the longer the processing time; usually the current control data.
  • the number of bits is less than the word length, so that the data transmitted less than the word length also needs to pass the transmission time of the entire word, which limits the transmission speed of the data information smaller than the word length, so that the data transmission efficiency is lowered, and the LED control system responds quickly. The ability is also limited, and the system functions are not easy to expand.
  • An LED constant current driving chip including an output enable OE pin, a data latch LE pin, a clock CLK pin, a data input DI pin, a data output DO pin, and N drivers Output OUT1 - OUTN pin; control data of the N drive outputs OUT1 - OUTN pins are output from the data input DI pin through a serial shift module from the data output DO pin; Any two or more of the three pins of the OE pin, the data latch LE pin, and the clock CLK pin are used as current control signal input pins for inputting current control signals, through the control register module and current regulation.
  • the LED constant current driving chip comprises a control bus interface module, a serial shift register module, a parallel register module, an output control module, a control register module, a current regulation module, and first to Nth constant current sources and the first to The Nth output terminal;
  • the data input DI end of the serial shift register module receives the serial input signal, and the data output DO end outputs the serial output signal;
  • each bit position of the serial shift register module The parallel register modules are connected in parallel, and each bit bit of the parallel register module is
  • the output control modules are connected in parallel, and the output of the output control module is connected to the control ends of the first to Nth constant current sources to control the first to Nth output terminals;
  • the output enable OE pin The data latch LE pin and the clock CLK pin are respectively connected to the control bus interface module, and the control bus interface module is respectively connected to the serial shift module, the parallel register module, the output control module, and the control through the control bus.
  • a registering module is connected, an output end of the control registering module is connected to a control end of the current regulating module; the current regulating module is configured to control an output current of the N driving outputs OUT1 - OUTN pins, the current regulating The input end of the module is connected to the external resistor REXT end of the chip, the power supply VCC pin is used as the power supply pin of the LED constant current driving chip, and the ground GND pin is used as the power ground pin of the LED constant current driving chip.
  • the current control signal includes clock and current control data.
  • the invention also provides an output current control method for an LED constant current driving chip, wherein the LED constant current driving chip comprises an external resistor REXT pin, a power supply VCC pin, a ground GND pin, an output enable OE pin, Data latch LE pin, clock CLK pin, data input DI pin, data output DO pin, and N drive outputs OUT1 - OUTN pins; when a current control signal is input, a current control signal is enabled from the output Any two or more of the three pins of the OE pin, the data latch LE pin, and the clock CLK pin are input to control the output current of the N drive outputs OUT1 - OUTN pins.
  • the LED constant current driving chip comprises an external resistor REXT pin, a power supply VCC pin, a ground GND pin, an output enable OE pin, Data latch LE pin, clock CLK pin, data input DI pin, data output DO pin, and N drive outputs OUT1 - OUTN pins; when a current control signal is input, a current control signal is
  • the current control signal includes clock and current control data
  • the chip works in two working states: a non-current adjustment state and a current adjustment state;
  • the control register module adjusts the output current of the N drive outputs OUT1 - OUTN pins through the current adjustment module according to the current control data.
  • the current control signal includes a clock and a level
  • the chip works in two working states: a non-current adjustment state and a current adjustment state;
  • the control registration module realizes the output of the N drives through the current adjustment module according to the count value.
  • the beneficial effects of the invention are as follows: Since the control data of the output current is obtained without serialization of the shift register, it is not limited by the word length of the control word, so that the current control speed is increased, the utilization of the hardware is improved, and the system is improved. The functionality is easily extended and the response performance of the LED control system is improved.
  • FIG. 1 is an internal schematic diagram of a conventional LED constant current driving chip (the chip output is 16 bits as an example);
  • FIG. 2 is a timing diagram of the conventional control OUT0_OUT15 (chip output is 16 bits as an example) control data data;
  • Figure 3 is a timing diagram of a conventional transmission current control data
  • FIG. 4 is an internal structure diagram of the LED constant current driving chip of the present invention (the chip output is exemplified by 16 bits);
  • FIG. 5 is a timing chart of the control data data of the transmission OUT0_OUT15 (the chip output is 16 bits as an example) of the present invention;
  • FIG. 6 is a timing chart of an output current control method according to a first embodiment of the present invention.
  • Fig. 7 is a timing chart showing an output current control method of a second embodiment of the present invention.
  • control register module obtains control data from the parallel register module, and the data in the parallel register module is from the serial shift register module. It is obtained, and the current control data is serially input from the data input pin, so that the control delay is long.
  • Figure 2 is a timing diagram of the control data data of the existing transmission OUT0_OUT15 (the chip output is 16 bits as an example).
  • the switch state data of OUT0_OUT15 is transmitted with 16 clock pulses.
  • Figure 3 is a timing diagram of the existing transmission current control data.
  • the current control data is still transmitted with 16 clock pulses.
  • the different timings and/or widths of the LE pulses are used to distinguish the switch state data or current of OUT0-OUT15. Control data.
  • FIG. 4 is an internal structural diagram of an LED constant current driving chip of the present invention (the chip output is 16 bits as an example), Including output enable pin OE, data latch pin LE, clock pin CLK, data input pin DI, data output pin DO and N drive output pins OUT1 - OUTN; N drive output pins OUT1 - The control data of OUTN is input from the data input pin DI through the serial shift module from the data output pin DO:. Three outputs are used with the output enable pin OE, the data latch pin LE, and the clock pin CLK pin. Any two or more pins in the pin serve as current control signal input pins for inputting current control signals, and control the output currents of the N drive output pins OUT1_OUTN through the control register module and the current regulation module.
  • the LED constant current driving chip includes a control bus interface module, a serial shift register module, a parallel register module, an output control module, a control register module, a current regulation module, and first to Nth constant current sources and first to first N output terminal; the data input terminal DI of the serial shift register module receives the serial input signal, and the data output terminal DO outputs the serial output signal; each bit of the serial shift register module is connected in parallel with the parallel register module.
  • Each bit of the parallel registration module is connected in parallel with the output control module, and the output of the output control module is connected to the control ends of the first to Nth constant current sources to control the first to Nth output terminals; the output enable pin OE, The data latch pin LE and the clock pin CLK are respectively connected to the control bus interface module, and the control bus interface module is respectively connected with the serial shift module, the parallel register module, the output control module, the control register module through the control bus, and the control register module is controlled.
  • the output is connected to the control terminal of the current regulation module; the current regulation module is used to control the N drive output OUT1—OutN output current, the input terminal of the current regulation module is connected to the external resistor terminal REXT of the chip, the power supply pin VCC is used as the power supply pin of the LED constant current driving chip, and the ground pin GND is used as the power supply source for the LED constant current driving chip. Pin.
  • the current control signal is no longer input from the DI serial port, and any two or more of the LE, OE, and CLK lines are input; the chip output takes 16 bits as an example, and the serial input from the DI needs 16 One clock pulse, and the current control data is usually 5 bits, and the direct input can save 11 clock pulses, which can greatly shorten the transmission time of the current control data.
  • the output current control method using the LED constant current driving chip is that the LED constant current driving chip includes an external resistor pin REXT, a power pin VCC, a ground pin GND, an output enable pin OE, a data latch pin LE, Clock pin CLK, data input pin DI, data output pin DO, and N drive output pins OUT1 - OUTN; when inputting a current control signal, the current control signal is output from the output It can input any two or more of the three pins of the pin OE, the data latch pin LE, and the clock pin CLK to control the output current of the N drive output pins OUT1_OUTN.
  • FIG. 6 is a timing chart of an output current control method according to a first embodiment of the present invention.
  • the current control signal includes clock and current control data
  • the chip works in two working states: a non-current adjustment state and a current adjustment state;
  • the current adjustment state In the non-current adjustment state, if the current control data is high at the rising edge of the clock signal, the current adjustment state is entered. After entering the current adjustment state, the subsequent current control data is written into the control registration module, and exits the current adjustment state after completion; the control registration module implements the N drive output pins OUT1 through the current adjustment module according to the current control data. OUTN output current regulation.
  • Fig. 5 is a timing chart of the control data of the transmission OUT0_OUT15 (the chip output is 16 bits as an example), and the control data of OUT0_OUT15 is input from the data input DO pin.
  • the chip has two working states: (1) non-current adjustment state, and (2) current adjustment state;
  • the current adjustment state is entered. After entering the current adjustment state, the following six bits are written to the control register module, and the control register module adjusts the output current of OUT1_OUTN through the current adjustment module according to the six bits. This method can call up to 64 current values.
  • the current control signal includes a clock and a level
  • the chip works in two working states: a non-current adjustment state and a current adjustment state;
  • the control registration module is The count value is adjusted by the current regulation module to the output current of the N drive output pins OUT1 - OUTN.
  • the chip has two working states: (1) non-current adjustment state, and (2) current adjustment state;

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Led Devices (AREA)

Abstract

公开了一种LED恒流驱动芯片及其输出电流控制方法，LED恒流驱动芯片包括输出使能OE引脚、数据锁存LE引脚、时钟CLK引脚、数据输入DI引脚、数据输出DO引脚和N个驱动输出OUT1—OUTN引脚；所述N个驱动输出OUT1—OUTN引脚的控制数据从所述数据输入DI引脚输入，经过串行移位模块从所述数据输出DO引脚输出；其特征在于：所述输出使能OE引脚、数据锁存LE引脚、时钟CLK引脚三个引脚中的任何两个以上引脚作为电流控制信号输入引脚，用以输入电流控制信号，经过控制寄存模块和电流调节模块，控制所述N个驱动输出OUT1—OUTN引脚的输出电流。

Description

一种 LED恒流驱动芯片及其输出电流控制方法
技术领域
本发明涉及一种 LED 驱动控制技术， 尤其涉及一种具有快速设置功能的 LED恒流驱动芯片及其控制数据设置方法。
背景技术
显示屏是人们接收各种信息的重要媒介之一。 作为一种多媒体显示终端， 显示屏有一个重要指标， 即显示屏的快速响应能力。 传统的 LED恒流驱动芯片 的电流控制数据都采用移位寄存模块逐级串行传输， 由于移位寄存模块是以字 作为处理单位， 字长越长， 处理时间也越长； 通常电流控制数据的位数都小于 字长， 这样传送小于字长的数据也需经过整个字的传送时间， 这样就限制了小 于字长的数据信息的传输速度， 使得数据传输效率下降， LED控制系统的快速 响应能力亦受到限制， 系统功能不易扩展。
发明内容
有鉴于此， 有必要针对上述问题， 提供一种 LED恒流驱动芯片及其输出电 流控制方法。
本发明采用以下技术方案： 一种 LED恒流驱动芯片， 包括输出使能 OE引 脚、 数据锁存 LE引脚、 时钟 CLK引脚、 数据输入 DI引脚、 数据输出 DO引脚 和 N个驱动输出 OUT1— OUTN引脚； 所述 N个驱动输出 OUT1— OUTN引脚 的控制数据从所述数据输入 DI引脚输入经过串行移位模块从所述数据输出 DO 引脚输出； 所述输出使能 OE引脚、 数据锁存 LE引脚、 时钟 CLK引脚三个引 脚中的任何两个以上引脚作为电流控制信号输入引脚， 用以输入电流控制信号， 经过控制寄存模块和电流调节模块， 控制所述 N个驱动输出 OUT1— OUTN引 脚的输出电流。
上述方案中， LED恒流驱动芯片包括控制总线接口模块、 串行移位寄存模 块、 并行寄存模块、输出控制模块、控制寄存模块、 电流调节模块和第一至第 N 恒流源和第一至第 N输出端；所述串行移位寄存模块的数据输入 DI端接收串行 输入的信号， 数据输出 DO 端输出串行输出信号； 所述串行移位寄存模块的每 一个 bit位与所述并行寄存模块并行相连， 所述并行寄存模块的每一个 bit位与 所述输出控制模块并行相连， 所述输出控制模块的输出与所述第一至第 N恒流 源的控制端相连， 控制所述第一至第 N输出端； 所述输出使能 OE引脚、 数据 锁存 LE引脚、 时钟 CLK引脚分别接到所述控制总线接口模块， 所述控制总线 接口模块通过控制总线分别与所述串行移位模块、 并行寄存模块、 输出控制模 块、 控制寄存模块相连， 所述控制寄存模块的输出端与所述电流调节模块的控 制端相连； 所述电流调节模块用于控制所述 N个驱动输出 OUT1— OUTN引脚 的输出电流， 所述电流调节模块的输入端接于芯片的外接电阻 REXT端， 电源 VCC引脚作为所述 LED恒流驱动芯片的电源引脚， 地 GND引脚作为所述 LED 恒流驱动芯片的电源地引脚。
上述方案中， 所述电流控制信号包括时钟和电流控制数据。
本发明同时提供了一种 LED恒流驱动芯片的输出电流控制方法，所述 LED 恒流驱动芯片， 包括外接电阻 REXT引脚、 电源 VCC引脚、 地 GND引脚、 输 出使能 OE引脚、 数据锁存 LE引脚、 时钟 CLK引脚、 数据输入 DI引脚、 数据 输出 DO引脚和 N个驱动输出 OUT1— OUTN引脚； 在输入电流控制信号时， 电流控制信号从所述输出使能 OE引脚、 数据锁存 LE引脚、 时钟 CLK引脚三 个引脚中的任意两个以上引脚输入， 控制所述 N个驱动输出 OUT1— OUTN引 脚的输出电流。
在上述方法中，
电流控制信号包括时钟和电流控制数据；
芯片工作时包括非电流调整状态和电流调整状态两种工作状态；
在非电流调整状态， 如果在时钟信号上升沿时电流控制数据为高， 则进入 电流调整状态， 进入电流调整状态后， 后续的电流控制数据被写入控制寄存模 块， 完成后退出电流调整状态； 控制寄存模块根据所述电流控制数据通过电流 调节模块实现对所述 N个驱动输出 OUT1— OUTN引脚的输出电流的调节。
上述方法也可以是，
电流控制信号包括时钟和电平；
芯片工作时包括非电流调整状态和电流调整状态两种工作状态；
在非电流调整状态， 如果在时钟信号上升沿时， 电平为高， 则进入电流调 整状， 进入电流调整状态后， 通过时钟对电平宽度计数， 完成后退出电流调整 状态； 控制寄存模块根据计数值通过电流调节模块实现对所述 N 个驱动输出
OUT1 -OUTN引脚的输出电流的调节。
本发明的有益效果是： 由于输出电流的控制数据不用经移位寄存器串行后 才得到， 因此不受控制字的字长限制， 使得电流控制速度增快， 提高了硬件的 利用率， 使系统的功能容易扩展， LED控制系统的响应性能亦得到改善。
附图说明
图 1是现有的 LED恒流驱动芯片的内部示意图 （芯片输出以 16位为例）； 图 2是现有的传输 OUT0— OUT15 (芯片输出以 16位为例） 控制数据数据 时序图；
图 3是现有的传输电流控制数据时序图；
图 4是本发明的 LED恒流驱动芯片的内部结构图（芯片输出以 16位为例）； 图 5是本发明的传输 OUT0— OUT15 (芯片输出以 16位为例） 控制数据数 据时序图；
图 6是本发明第一种实施方式输出电流控制方法的时序图；
图 7是本发明第二种实施方式输出电流控制方法的时序图。
具体实施方式
下面将结合附图和具体的实施例对本发明进行进一步的说明。
图 1是现有的 LED恒流驱动芯片的内部示意图， 从图中可以看出， 控制寄 存模块是从并行寄存模块中得到控制数据， 而并行寄存模块中的数据又从串行 移位寄存模块中得到， 而电流控制数据是从数据输入引脚串行输入的， 这样控 制延时长。
图 2是现有的传输 OUT0— OUT15 (芯片输出以 16位为例） 控制数据数据 时序图， 图中是 OUT0— OUT15的开关状态数据用了 16个时钟脉冲传完。
图 3是现有的传输电流控制数据时序图， 图中电流控制数据仍然用了 16个 时钟脉冲传完， LE脉冲的不同时序和 /或宽度用于区别是 OUT0— OUT15的开关 状态数据还是电流控制数据。
图 4是本发明的 LED恒流驱动芯片的内部结构图（芯片输出以 16位为例）， 包括输出使能引脚 OE、 数据锁存引脚 LE、 时钟引脚 CLK、 数据输入引脚 DI、 数据输出引脚 DO和 N个驱动输出引脚 OUT1— OUTN; N个驱动输出引脚 OUT1 -OUTN的控制数据从数据输入引脚 DI输入经过串行移位模块从数据输 出引脚 DO输出:. 用输出使能引脚 OE、 数据锁存引脚 LE、 时钟引脚 CLK引脚 三个引脚中的任何两个以上引脚作为电流控制信号输入引脚， 用以输入电流控 制信号， 经过控制寄存模块和电流调节模块， 控制 N个驱动输出引脚 OUT1— OUTN的输出电流。
在 LED恒流驱动芯片中， 包括控制总线接口模块、 串行移位寄存模块、 并 行寄存模块、 输出控制模块、 控制寄存模块、 电流调节模块和第一至第 N恒流 源和第一至第 N输出端；串行移位寄存模块的数据输入端 DI接收串行输入的信 号， 数据输出端 DO输出串行输出信号； 串行移位寄存模块的每一个 bit位与并 行寄存模块并行相连， 并行寄存模块的每一个 bit位与输出控制模块并行相连， 输出控制模块的输出与第一至第 N恒流源的控制端相连， 控制第一至第 N输出 端； 输出使能引脚 OE、 数据锁存引脚 LE、 时钟引脚 CLK分别接到控制总线接 口模块， 控制总线接口模块通过控制总线分别与串行移位模块、 并行寄存模块、 输出控制模块、 控制寄存模块相连， 控制寄存模块的输出端与电流调节模块的 控制端相连； 电流调节模块用于控制 N个驱动输出引脚 OUT1— OUTN的输出 电流， 电流调节模块的输入端接于芯片的外接电阻端 REXT, 电源引脚 VCC作 为 LED恒流驱动芯片的电源引脚， 地引脚 GND作为 LED恒流驱动芯片的电源 地引脚。
由于采用了上述改进， 使得电流控制信号不再从 DI串行输入， 而由 LE、 OE、 CLK三根线的其中任意两根以上输入； 芯片输出以 16位为例， 从 DI串行 输入需要 16个时钟脉冲， 而电流控制数据往往 5bit就够了， 而直接输入就可以 节约 11个时钟脉冲， 这样就可以大大缩短电流控制数据的传输时间。
采用上述 LED恒流驱动芯片的输出电流控制方法是， LED恒流驱动芯片包 括外接电阻引脚 REXT、 电源引脚 VCC、 地引脚 GND、 输出使能引脚 OE、 数 据锁存引脚 LE、 时钟引脚 CLK、 数据输入引脚 DI、 数据输出引脚 DO和 N个 驱动输出引脚 OUT1— OUTN; 在输入电流控制信号时， 电流控制信号从输出使 能引脚 OE、 数据锁存引脚 LE、 时钟引脚 CLK三个引脚中的任意两个以上引脚 输入， 控制 N个驱动输出引脚 OUT1— OUTN的输出电流。
图 6是本发明第一种实施方式输出电流控制方法的时序图，
电流控制信号包括时钟和电流控制数据；
芯片工作时包括非电流调整状态和电流调整状态两种工作状态；
在非电流调整状态， 如果在时钟信号上升沿时电流控制数据为高， 则进入 电流调整状态。 进入电流调整状态后， 后续的电流控制数据被写入控制寄存模 块， 完成后退出电流调整状态； 控制寄存模块根据所述电流控制数据通过电流 调节模块实现对所述 N个驱动输出引脚 OUT1 -OUTN的输出电流的调节。
图 5是本发明的传输 OUT0— OUT15 (芯片输出以 16位为例） 控制数据时 序图， OUT0— OUT15的控制数据是从数据输入 DO引脚输入的。
以图 6所示为例， 芯片有 2种工作状态： （1 ) 非电流调整状态， （2) 电流 调整状态；
在非电流调整状态下如果在 CLK上升沿时 LE为高则进入电流调整状态。 进入电流调整状态后， 后续的 6个 bit被写入控制寄存模块， 控制寄存模块根据 这 6个 bit通过电流调节模块实现对 OUT1— OUTN的输出电流的调节。 这种方 法最多可以调出 64种电流值。
在电流调整状态经过 7个 CLK后恢复到非电流调整状态。
图 7是本发明第二种实施方式输出电流控制方法的时序图，
电流控制信号包括时钟和电平；
芯片工作时包括非电流调整状态和电流调整状态两种工作状态；
在非电流调整状态， 如果在时钟信号上升沿时， 电平为高， 则进入电流调 整状态； 进入电流调整状态后， 通过时钟对电平宽度计数， 完成后退出电流调 整状态； 控制寄存模块根据计数值通过电流调节模块实现对所述 N个驱动输出 引脚 OUT1— OUTN的输出电流的调节。
以图 7所示为例， 芯片有 2种工作状态： （1 ) 非电流调整状态， （2) 电流 调整状态；
在非电流调整状态下如果在 CLK上升沿时 LE为高则进入电流调整状态； 进入电流调整状态后， 通过 CLK对 LE的高电平进行计数， 控制寄存模块根据 计数值通过电流调节模块实现对 OUT1— OUTN的输出电流的调节。这种方法最 多可以调出 6种电流值。
在电流调整状态经过 7个 CLK后恢复到非电流调整状态。
以上所述实施例仅表达了本发明的几种实施方式， 但并不能因此而理解为 对本发明专利范围的限制。 应当指出的是， 对于本领域的普通技术人员来说， 在不脱离本发明构思的前提下， 还可以做出若干变形和改进， 这些都属于本发 明的保护范围。 因此， 本发明专利的保护范围应以所附权利要求为准。

Claims

权 利 要 求 书 WO 2013/170461 PCT/CN2012/075617
1、 一种 LED恒流驱动芯片， 包括输出使能 0E引脚、 数据锁存 LE引脚、 时钟 CLK引脚、 数据输入 DI引脚、 数据输出 DO引脚和 N个驱动输出 OUT1 -OUTN引脚； 所述 N个驱动输出 OUT1— OUTN引脚的控制数据从所述数据 输入 DI引脚输入经过串行移位模块从所述数据输出 DO引脚输出；其特征在于： 所述输出使能 OE引脚、 数据锁存 LE引脚、 时钟 CLK引脚三个引脚中的任何 两个以上引脚作为电流控制信号输入引脚， 用以输入电流控制信号， 经过控制 寄存模块和电流调节模块， 控制所述 N个驱动输出 OUT1— OUTN引脚的输出 电流。
2、 根据权利要求 1所述的 LED恒流驱动芯片， 其特征在于： 所述 LED恒 流驱动芯片包括控制总线接口模块、 串行移位寄存模块、 并行寄存模块、 输出 控制模块、 控制寄存模块、 电流调节模块和第一至第 N恒流源和第一至第 N输 出端； 所述串行移位寄存模块的数据输入 DI端接收串行输入的信号， 数据输出 DO端输出串行输出信号； 所述串行移位寄存模块的每一个 bit位与所述并行寄 存模块并行相连， 所述并行寄存模块的每一个 bit位与所述输出控制模块并行相 连， 所述输出控制模块的输出与所述第一至第 N恒流源的控制端相连， 控制所 述第一至第 N输出端； 所述输出使能 OE引脚、 数据锁存 LE引脚、 时钟 CLK 引脚分别接到所述控制总线接口模块， 所述控制总线接口模块通过控制总线分 别与所述串行移位模块、 并行寄存模块、 输出控制模块、 控制寄存模块相连， 所述控制寄存模块的输出端与所述电流调节模块的控制端相连； 所述电流调节 模块用于控制所述 N个驱动输出 OUT1— OUTN引脚的输出电流， 所述电流调 节模块的输入端接于芯片的外接电阻 REXT端， 电源 VCC引脚作为所述 LED 恒流驱动芯片的电源引脚， 地 GND引脚作为所述 LED恒流驱动芯片的电源地 引脚。
3、 根据权利要求 1或 2所述的 LED恒流驱动芯片， 其特征在于： 所述电 流控制信号包括时钟和电流控制数据。
4、一种 LED恒流驱动芯片的输出电流控制方法，所述 LED恒流驱动芯片， 包括外接电阻 REXT引脚、 电源 VCC引脚、 地 GND引脚、 输出使能 OE引脚、 数据锁存 LE引脚、 时钟 CLK引脚、 数据输入 DI引脚、 数据输出 DO引脚和 N 权 利 要 求 书
WO 2013/170461 PCT/CN2012/075617 个驱动输出 OUT1— OUTN引脚； 其特征在于：
在输入电流控制信号时， 电流控制信号从所述输出使能 OE引脚、数据锁存 LE引脚、 时钟 CLK引脚三个引脚中的任意两个以上引脚输入， 控制所述 N个 驱动输出 OUT1— OUTN引脚的输出电流。
5、 根据权利要求 4所述 LED恒流驱动芯片的输出电流控制方法， 其特征 在于：
电流控制信号包括时钟和电流控制数据；
芯片工作时包括非电流调整状态和电流调整状态两种工作状态；
在非电流调整状态， 如果在时钟信号上升沿时电流控制数据为高， 则进入 电流调整状， 进入电流调整状态后， 后续的电流控制数据被写入控制寄存模块， 完成后退出电流调整状态； 控制寄存模块根据所述电流控制数据通过电流调节 模块实现对所述 N个驱动输出 OUT1— OUTN引脚的输出电流的调节。
6、 根据权利要求 4所述 LED恒流驱动芯片的输出电流控制方法， 其特征 在于：
电流控制信号包括时钟和电平；
芯片工作时包括非电流调整状态和电流调整状态两种工作状态；
在非电流调整状态， 如果在时钟信号上升沿时， 电平为高， 则进入电流调 整状态， 进入电流调整状态后， 通过时钟对电平宽度计数， 完成后退出电流调 整状态； 控制寄存模块根据计数值通过电流调节模块实现对所述 N个驱动输出 OUT1 -OUTN引脚的输出电流的调节。
PCT/CN2012/075617 2012-05-16 2012-05-16 一种led恒流驱动芯片及其输出电流控制方法 WO2013170461A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2012/075617 WO2013170461A1 (zh) 2012-05-16 2012-05-16 一种led恒流驱动芯片及其输出电流控制方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2012/075617 WO2013170461A1 (zh) 2012-05-16 2012-05-16 一种led恒流驱动芯片及其输出电流控制方法

Publications (1)

Publication Number Publication Date
WO2013170461A1 true WO2013170461A1 (zh) 2013-11-21

Family

ID=49583009

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/075617 WO2013170461A1 (zh) 2012-05-16 2012-05-16 一种led恒流驱动芯片及其输出电流控制方法

Country Status (1)

Country Link
WO (1) WO2013170461A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107068039A (zh) * 2017-01-12 2017-08-18 张新民 Led单像素真彩色显示器件及led显示条

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101286287A (zh) * 2007-04-09 2008-10-15 北京巨数数字技术开发有限公司 发光元件驱动装置及其组件和状态传递方法
CN201374173Y (zh) * 2009-01-07 2009-12-30 北京巨数数字技术开发有限公司 一种恒流驱动芯片
CN201374835Y (zh) * 2009-02-23 2009-12-30 张征 Led灯线性恒流驱动模块
CN201967204U (zh) * 2011-01-07 2011-09-07 英飞特电子（杭州）有限公司 一种多输出的发光二极管恒流驱动电路
CN102682700A (zh) * 2012-05-16 2012-09-19 深圳市摩西尔电子有限公司 一种led恒流驱动芯片及其输出电流控制方法
CN202584691U (zh) * 2012-05-16 2012-12-05 深圳市摩西尔电子有限公司 一种led恒流驱动芯片

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101286287A (zh) * 2007-04-09 2008-10-15 北京巨数数字技术开发有限公司 发光元件驱动装置及其组件和状态传递方法
CN201374173Y (zh) * 2009-01-07 2009-12-30 北京巨数数字技术开发有限公司 一种恒流驱动芯片
CN201374835Y (zh) * 2009-02-23 2009-12-30 张征 Led灯线性恒流驱动模块
CN201967204U (zh) * 2011-01-07 2011-09-07 英飞特电子（杭州）有限公司 一种多输出的发光二极管恒流驱动电路
CN102682700A (zh) * 2012-05-16 2012-09-19 深圳市摩西尔电子有限公司 一种led恒流驱动芯片及其输出电流控制方法
CN202584691U (zh) * 2012-05-16 2012-12-05 深圳市摩西尔电子有限公司 一种led恒流驱动芯片

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107068039A (zh) * 2017-01-12 2017-08-18 张新民 Led单像素真彩色显示器件及led显示条

Similar Documents

Publication Publication Date Title
US8055825B2 (en) Digital device interconnect method
KR20150132855A (ko) 데이터 심볼 천이 기반 클록킹을 가진 멀티-와이어 오픈 드레인 링크
JP2010518547A5 (zh)
CN102682701B (zh) 一种led显示屏恒流驱动控制系统及其输出电流控制方法
CN102682700B (zh) 一种led恒流驱动芯片及其输出电流控制方法
CN105703749A (zh) 一种低功耗精确的休眠定时器电路及方法
US11928066B2 (en) I2C bridge device
KR20170137091A (ko) 출력 인에이블 신호를 생성하는 제어 회로 및 관련 시스템 및 방법
US11854471B2 (en) Method for display driver system and display driver system
US7500033B2 (en) Universal serial bus transmitter
TWI430709B (zh) 發光二極體控制器特定應用積體電路及其脈衝寬度調變模組
US9880895B2 (en) Serial interface with bit-level acknowledgement and error correction
CN209118742U (zh) 一种低功耗的数据传输电路及显示装置
EP2223224B1 (en) Scheduling based on turnaround event
WO2013170461A1 (zh) 一种led恒流驱动芯片及其输出电流控制方法
WO2013170460A1 (zh) 一种led显示屏恒流驱动控制系统及其输出电流控制方法
CN107436856B (zh) 具有直接控制的通信装置及相关方法
US20110316581A1 (en) Semiconductor device with bus connection circuit and method of making bus connection
TW201303838A (zh) 源極驅動器陣列與其驅動方法、時序控制器與時序控制方法、以及液晶驅動裝置
WO2017171997A1 (en) A method, apparatus and system for communicating between multiple protocols
CN116318601A (zh) 用于高速信令互连的帧对齐恢复
JP3859943B2 (ja) データ送信装置、データ転送システムおよび方法
US9054685B2 (en) Programmable bus signal hold time without system clock
CN108536636B (zh) 一种基于peci总线的主从协商时序机
CN105701064A (zh) 一种带axi接口的通用多路pwm发生器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12876875

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS (EPO FORM 1205A DATED 31-03-2015)

122 Ep: pct application non-entry in european phase

Ref document number: 12876875

Country of ref document: EP

Kind code of ref document: A1