WO2012173654A2 - Ensemble circuit flexible et procédé associé - Google Patents

Ensemble circuit flexible et procédé associé Download PDF

Info

Publication number
WO2012173654A2
WO2012173654A2 PCT/US2012/000259 US2012000259W WO2012173654A2 WO 2012173654 A2 WO2012173654 A2 WO 2012173654A2 US 2012000259 W US2012000259 W US 2012000259W WO 2012173654 A2 WO2012173654 A2 WO 2012173654A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
flexible circuit
light emitting
circuit assembly
opening
Prior art date
Application number
PCT/US2012/000259
Other languages
English (en)
Other versions
WO2012173654A3 (fr
Inventor
James Jen-Ho Wang
Original Assignee
Power Gold LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/506,110 external-priority patent/US8879276B2/en
Application filed by Power Gold LLC filed Critical Power Gold LLC
Priority to JP2014515804A priority Critical patent/JP5823033B2/ja
Publication of WO2012173654A2 publication Critical patent/WO2012173654A2/fr
Publication of WO2012173654A3 publication Critical patent/WO2012173654A3/fr

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00Fixed inductances of the signal type 
    • H01F17/0006Printed inductances
    • H01F17/0033Printed inductances with the coil helically wound around a magnetic core
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/02Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
    • H01F41/04Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
    • H01F41/041Printed circuit coils
    • H01F41/046Printed circuit coils structurally combined with ferromagnetic material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/16Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/165Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed inductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/2804Printed windings
    • H01F2027/2809Printed windings on stacked layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/189Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/05Flexible printed circuits [FPCs]
    • H05K2201/055Folded back on itself
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10106Light emitting diode [LED]

Definitions

  • the present invention relates generally to flex circuits and rigid flex circuits, and more particularly to the embedding of devices into flex circuits and rigid flex circuits.
  • Flex and rigid flex circuits are used extensively in applications, including automotive, computers and peripherals, small consumer devices, medical electronics, telecommunications, military, and aerospace, where space utilization and weight are a premium.
  • Flex circuitry incorporates metal lines sandwiched between non-conductive flexible layers to save space in routing of metal interconnect lines. However, as more layers of metal and non-conductive substrates are added to the sandwich, the flex circuit becomes less flexible. Attempts to add electrical or electronic devices require the mounting of components onto the surfaces of a flex sandwich.
  • the surface mounted components i.e., surface mounted devices (SMDs) make the flex circuit even more rigid and less flexible.
  • SMDs surface mounted devices
  • PCBs Rigid printed circuit boards
  • SMDs SMDs
  • Separate flexible interconnects are used to provide interconnection between the rigid PCBs.
  • Flexible circuits are typically structured with two or more metal layers. Thus, the system is somewhat flexible in the interconnect flex circuit regions, but rigid where components are mounted. Therefore, the multi-component system is not optimized for size and weight parameters.
  • Rigid flex technology employs methods to thicken and stiffen a region of the flexible circuit to provide a region that is mechanically rigid to accommodate fragile components, e.g., surface mount devices and through hole connectors.
  • S Ds are likewise complex and less cost effective.
  • over-molding of devices such as semiconductor circuits, require additional assembly and packaging process steps.
  • a component device e.g., a light emitting diode (LED), likewise is diced from a wafer, assembled into a packaged device, and the packaged device is then mounted to a PCB to complete assembly.
  • LED light emitting diode
  • the aforementioned PCB substrates are poor conductors of heat. Therefore, when heat generated by the mounted device is excessive, e.g., in the case of LEDs, power circuits, microprocessors, etc., more expensive thermally conductive substrates accompanied with the attachment of a bulky conducting heat sink are required.
  • the heat sink is attached to the underside of metal core substrate, PCB, or on top of the packaged SMD to transfer the heat away from the mounted device.
  • the heat sink is typically metallic copper or aluminum and its attachment to the substrate or package make the assembly bulky, heavy, and inflexible.
  • FIG. 1 illustrates a top view of the present invention.
  • FIG. 1a illustrates a top view of the present invention illustrating specific areas of interest for FIGs. 6-15.
  • FIG. 2 illustrates a top view of a portion of FIG. 1 and further illustrates a cross- section relating to FIGs. 6-15.
  • FIG. 3 illustrates a bottom view of a portion of FIG. 1 and further illustrates a cross- section relating to FIGs. 6-15.
  • FIG. 4 illustrates top view of the cut and patterned intermediate layer of the present invention
  • FIG. 5 illustrates a partial and expanded top view of the present invention showing the patterned intermediate layer.
  • FIG. 6 illustrates a cross-sectional view of the present invention showing the attachment configuration of the intermediate layer and a copper layer assembly.
  • FIG. 7 illustrates a cross-sectional view of the present invention showing an embedded magnetic core and embedded island configuration.
  • FIG. 8 illustrates a cross-sectional view of the present invention showing a cut copper lamination assembly attachment to the intermediate layer assembly
  • FIG. 9 illustrates a cross-sectional view of the present invention showing via openings.
  • FIG. 10 illustrates a cross-sectional view of the present invention showing via openings after plating process.
  • FIG. 11 illustrates a cross-sectional view of the present invention showing patterned and etched copper layers.
  • FIG. 12 illustrates a cross-sectional view of the present invention showing cuts and lamination of cover layers.
  • FIG. 13 illustrates a cross-sectional view of the present invention showing detail after laser skiving of the LED opening and after the electroplating process.
  • FIG. 14 illustrates a cross-sectional view of the present invention showing chip (die) attach.
  • FIG. 15 illustrates a cross-sectional view of the present invention showing chip (die) wire bond, encapsulation, and inductor loop path.
  • FIG. 16 illustrates a top view of the present invention showing further detail of the LED openings for the completed flexible assembly.
  • FIG. 17 illustrates a bottom view of the present invention of FIG. 16.
  • FIG. 18 illustrates a circuit diagram of the present invention showing an AC LED implementation.
  • FIG. 19 illustrates a circuit diagram of the present invention showing an alternative AC LED implementation.
  • FIG. 20 illustrates a top view of the present invention showing laminated magnetic core elements.
  • FIG. 20a illustrates an exploded view of the present invention showing a ferrite core structure.
  • FIG. 21 illustrates a top view of the present invention showing detail after cutting of the flexible strip assembly to enhance flexibility of the flexible assembly.
  • FIG. 22 illustrates an implementation of the present invention applicable to configurable lighting.
  • the present invention describes a method for fabricating a cost effective ultra flexible circuit assembly that accommodates efficient reduced stress, with reduced space requirements and enhanced heat transfer.
  • circuit flexibility of an assembly is enhanced by removing material from a non-conductive intermediate layer, from conductive layers, and from other non-conductive layers in the flexible circuit assembly.
  • Additional material is removed from the intermediate and other layers, to facilitate openings through which components are attached (embedded) and to further enhance flexibility within the highly flexible substrate.
  • the intermediate layer of non-conductive material and other layers are patterned with a number of openings.
  • the openings define areas for component mounting, areas for enhanced flexibility, and areas for stress relief.
  • the openings also function to define target areas for "pick and place” type manufacturing operations.
  • the non-conductive intermediate layer is attached with adhesive to a thin and highly flexible layer of material, e.g., copper on polyimide. Electronic components, electronic devices, and passive devices are then affixed to the highly flexible material, and embedded in the intermediate layer openings.
  • Interconnecting top and bottom conductive layers are affixed and patterned as required to complete circuit connections. Interconnect from and to the embedded devices is implemented through utilization of wire bonding, tape automated bonding (TAB), and / or solder attachment. The completed assembly is covered with protective coatings.
  • TAB tape automated bonding
  • AC alternating current
  • the present invention is a highly flexible circuit assembly suitable for use a number of constrained form factor and limited space applications and ideally adapted for automated manufacturing techniques.
  • Flexible circuit assembly 30 is configured with Inductor area 130, LED area 135, and surface metallization interconnect 35.
  • LED area 135, for example, is an array of embedded circuits that is 6 wide by 7 deep.
  • LED area 140 is contained within LED area 135. Further detail is omitted from FIG. 1 to provide a more simplified view of the flexible circuit assembly concept.
  • Patterned metallization layer 35 includes diode metallization, inductor metallization, and interconnect metallization (all not annotated).
  • the patterned metallization serves as a reference, for purpose of discussion, for location of internal cut lines 212 and 215, peripheral cut lines 214, and drill openings 218.
  • the internal cut lines facilitate extension of flexible circuit assembly 30 into an ultra flexible circuit assembly of FIG. 21 and FIG. 22.
  • FIG. 2 a portion of flexible circuit assembly 30 of FIG. 1 , i.e., inductor area 130 and LED area 140, is expanded to provide more detail for cross- section 120.
  • the cross-section intersects vias 51 , 53, 57, 59, inductor winding metallizations 37, 39, 67, and 69, i.e., top windings, and LED chip (die) 105, to provide basis for cross-sectional views for FIGs. 6 through 15.
  • cross-section 120 intersects vias 51 , 53, 57, 59, inductor winding metallizations 54 and 58, i.e., bottom windings, and LED chip 105 (not shown).
  • intermediate layer 10 layout includes inductor opening
  • Peripheral cut lines 214 and internal cut lines 212 and 215 are not defined within the intermediate layer, but are illustrated for purpose of reference location to the aforementioned openings. The cut lines are defined using a CAD tool and router cut following completion of assembly steps for flexible circuit assembly 30, resulting in the ultra flexible structure of FIG. 21.
  • FIG. 5 an expanded portion of intermediate layer 10 of FIG.
  • inductor opening 15 and LED opening 18 are configured within intermediate layer 10.
  • the openings are pre-defined, e.g., using a CAD layout tool.
  • Chip (die) target area 17 is predetermined to optimize placement of an LED chip (die) within the LED opening.
  • LED chip die
  • spaces between the intermediate layer walls and the LED chip are selected to be minimized on three sides to provide additional support and to reduce stress to the more rigid chip.
  • the spaces, for this example are 0.13mm.
  • LED opening 18 is enlarged to provide an area of greater flexibility for flexible circuit assembly 30.
  • LED opening 16 is enlarged to facilitate its respective LED chip.
  • the configured openings are then cut, in intermediate layer 10 using a routing tool computer controlled by the CAD data file that was used to generate the intermediate layer pattern.
  • Inductor opening 15 and LED openings 16 and 18 provide access for mounting of inductor and LED components, respectively, within the flexible circuit assembly.
  • the openings may also serve as assembly alignment targets for automated assembly processes.
  • One skilled in the art realizes that other methods are available to cut non-conductive and conductive layers. Other cutting methods are, but are not limited, to laser, knife blade, and stamping.
  • the openings are configured to be inductor and LED specific.
  • LED inductor
  • other electrical, electronic, optical, mechanical, electro-mechanical, and electro-optical devices may be facilitated by the process.
  • the intermediate layer is, but is not limited to polyimide.
  • Alternative dielectric type materials used for the intermediate layer, and for other non- conductive layers are, but are not limited to, polyester-imide, aramid paper, mylar, polyethylene, polyvinylchloride, fiber reinforced epoxy, Teflon® FEP, and sandwiched layers of copper/flex circuits.
  • Intermediate layer 10 is patterned and processed as described in the description for FIG. 5.
  • a one-sided 0.025 mm thick dielectric film 12, having a 2 ounce copper layer 14 is first attached to the underside of intermediate layer 10 via adhesive layer 11.
  • adhesive layer 11 is selected with adhesive layer 13 inherently present between thick dielectric film 12 and 2 ounce copper layer 14.
  • the combination of copper layer 14, adhesive layer 13, thick dielectric film 12, and adhesive layer 11 forms film assembly structure 46.
  • the film assembly may be selected without the adhesive layer 13.
  • This type of starting film assembly has copper layer 14 directly bonded to dielectric film 12.
  • the resulting film assembly is thinner and therefore more flexible in nature.
  • the thickness of intermediate layer 10 is 0.127 mm with a typical range of 0.01 mm to 1.0 mm.
  • Adhesive layers 11 and 13 are 0.051 mm and 0.025 mm respectively.
  • thicknesses of copper, dielectric and adhesive vary with specific processes and with physical device characteristics and are not limited to above thicknesses.
  • Conductive layers are, but are not limited to rolled copper and include such variations as conductive organic film, printed / sintered copper, sputtered on copper, electroplated copper, aluminum and steel.
  • a pick and place equipment positions magnetic core 20 within inductor opening 15, and positions and centers island 22 within the magnetic core. Pressure and heat are applied over the magnetic core and island assembly to affix the inductor components to adhesive layer 11.
  • the magnetic core and island are approximately of the same thickness as the intermediate layer to provide a planar surface for further processing of, e.g., interconnect layers.
  • Island 22 is preferably the same material and same thickness as intermediate layer 10.
  • both intermediate layer 10 and island 22 closely match the thickness of magnetic core 20 which, for example, can range from 0.02 mm thick for a single layer magnetic core to a thickness of over 1.0 mm for a stacked laminated core.
  • a thicker core provides capability for handling more electrical power, but results in decreased flexibility and adds weight to the flexible assembly.
  • copper layer 34 is affixed to one-sided dielectric film 32, via adhesive layer 33 that is inherent to the one-sided dielectric film, and adhesive layer 31 to form structure 45.
  • adhesive layer 33 that is inherent to the one-sided dielectric film
  • adhesive layer 31 to form structure 45.
  • the stack is router cut, in a process similar to that of the intermediate layer, using the appropriate CAD data file to drive the router cutting tool.
  • the referenced router cut presents opening 86 in the stack to provide access to LED opening 18, the openings are concurrently placed to facilitate embedding of the LED chip (die).
  • one-sided dielectric layer 32 is 0.025 mm thick, having a 2 ounce copper layer 34.
  • Adhesive layers 31 and 33 are 0.051 mm 0.025 mm, respectively.
  • Thicknesses of copper, dielectric and adhesive may vary to accommodate characteristics and requirements of specific processes and are not limited to references cited in the preceding example.
  • Conductive layers are, but are not limited to rolled copper and include such variations as conductive organic film, printed / sintered copper, sputtered on copper, electroplated copper and aluminum.
  • a lamination process is used to affix structure 45 to the flexible circuit structure of Fig. 7.
  • the lamination process utilizes a mechanically pressurized baking step to cure adhesive layers 11 , 13, 31 and 33. Pressurized cure under atmosphere or vacuum, plus bake methods used for this process, are known to those skilled in the art.
  • Core space 36, between intermediate layer 10 and magnetic core 20; and island space, 38 between magnetic core 20 and island 22, will be at least partially, if not completely filled in by the adhesive layers 11 and 31 squeezing into both spaces.
  • the degree of filling is dictated by material dimensions and by lamination process parameters, e.g., pressure and heat.
  • the provided LED opening 18, for this example does not imply a limitation only to the assembly of LEDs in combination with inductors, and alternatively may be used for assembly of device types other than LEDs and inductors.
  • via openings 41 , 43, 47, and 49 are configured by a drilling process that is controlled by data from a CAD file.
  • the vias for this example, provide access to copper layer 14 and to copper layer 34 to facilitate interconnect of the inductor windings shown in FIG. 1.
  • via openings 41 , 43, 47, and 49 are plated to form plated vias 51 , 53, 55, and 57.
  • the plated vias serve as a vehicle for
  • the plated vias couple the windings of the embedded inductor.
  • Copper plating of via openings is, but is not limited to an electro-less process, an electrolytic process, or a combination of both.
  • copper layer 34 and copper layer 14, of FIG. 10 are configured with patterns defined by two dry film masks, respectively.
  • a photosensitive film is applied to copper layer 34.
  • the respective mask is aligned to the via layer.
  • the photosensitive film is exposed to UV light, through metal layer predetermined defined openings in the mask.
  • the dry film is then chemically developed to form the desired patterns.
  • a photosensitive film is applied to copper layer 14, of FIG. 10.
  • the respective mask is aligned to the via layer.
  • the photosensitive film is exposed to UV light, through the metal layer defined openings in the mask.
  • the dry film is then chemically developed to form the predetermined etch patterns.
  • the dry film masked metallizations are immersed to chemically etch both copper layers 34 and 14. After etching of the copper layers, the dry film masks are removed.
  • the resulting metallization patterns are inductor winding metallizations 37, 39, and 54; inductor winding metallizations 67, 69, and 58; and wire bond copper pad 95.
  • the inductor metallization patterns are also shown in FIGs. 1 through 3.
  • coverlay layer 82 with attached adhesive layer 71, is router cut to create opening 85 and then attached to the assembly of FIG. 11.
  • the coverlay layer is 0.025 mm thick polyimide, and the adhesive layer is 0.05 mm.
  • other dielectric materials e.g., solder mask and/or adhesives known to those skilled in the art may be used for the coverlay.
  • Pressure or alternatively pressure and heat, is used to affix the coverlay structure to the assembly of FIG. 11.
  • coverlay layer 84 with attached adhesive layer 73, is router cut and affixed to the assembly of FIG. 11 using adhesive layer 73.
  • the coverlay layer is 0.025 mm thick polyimide, and the adhesive layer is 0.05 mm.
  • coverlay serves to insulate and to protect the underlying metallization patterns from exposure to external environments and also a target for exposing areas for further processing.
  • coverlay layer 82 is configured to expose copper pad 95 and LED opening 18 and expanded LED opening 85.
  • Coverlay layer 84 performs the corresponding function for underlying metallization and for covelay opening 89 for exposure to copper flag 99.
  • Coverlays are cut using a computer controlled router.
  • a CAD file is configured to drive the router to remove the respective coverlay polyimide and adhesive material to form the openings 85 and 89.
  • embedding heat generating devices such as LED 105
  • flexible circuit assemblies requires an effective method for transferring the heat from the device, in order to maintain a thermal gradient that will not cause damage to the device. Additionally, it is beneficial to reduce mechanical stresses seen by embedded devices to accommodate a higher degree of flexibility within the assembly. In FIG. 13, an optimal solution is provided for embedded
  • a predetermined area of adhesive 11 , dielectric film 12, and adhesive 13 of FIG. 12, is removed by a laser skiving process, thus providing a device placement opening.
  • the removal of skive area opening 88 is accomplished, for example, by a laser cutting tool.
  • the tool is computer driven from a CAD data file, programmed for the predetermined skive area.
  • the laser power level is set to remove organic films while leaving copper materials intact.
  • the layers are removed, exposing copper flag 99 in skive area opening 88.
  • the copper flag serves as laser etch stop during the laser skiving process and seals the bottom side of the LED opening.
  • the total chip (die) opening of LED opening 18, coverlay opening 85, and skive area opening 88, is designed to provide easy access, to the now exposed copper flag, for placement of the embedded device.
  • copper chip (die) bond pad 95 and copper flag 99 are pre-cleaned, followed by plating of nickel and gold onto the exposed copper surfaces.
  • Plating on the exposed copper promotes wire bond quality and corrosion resistance.
  • the plated copper surface may also be configured for tape automated bonding (TAB).
  • Plating compositions are, for example, but not limited to NiPdAu, NiPd, Au and CrAu. Alternatively, copper surfaces may remain unplated, for solder attachment applications.
  • thermally conductive epoxy adhesive 101 is dispensed into skive area opening 88 and onto copper flag 99.
  • LED chip (die) 105 contacts e.g., gold
  • the adhesive is, but is not limited to for example, diamond filled epoxy, and other compositions containing filler materials of either silver flakes, alumina, particles, or nano-fibers.
  • an electrically conductive epoxy may be used, or tape automated bonding or solder die attach may be employed.
  • Copper flag 99 may be configured as an interface to other electrical components within the flexible circuit assembly. Additionally, a heat sink medium can also be affixed to the copper flag through coverlay opening 89 to
  • LED chip (die) 105 is accurately placed inside LED opening and over the epoxy adhesive using an automated die (chip) pick and place equipment. The completed assembly is next subjected to a heat, or alternatively an ultraviolet (UV) cure cycle to firmly attach the LED chip (die) to the copper flag.
  • UV ultraviolet
  • central plane 115 intersects the embedded structures, i.e., LED chip (die) 105, inductor magnetic core 20, and island 22.
  • the central plane is a plane of least stress for the flexible circuit assembly. Mechanical stresses are reduced greatly by placing the embedded devices adjacent to or intersecting the central plane, i.e., in proximity to the central plane.
  • a mid-plane (not shown) is defined as a plane that lies between the top surface and bottom surface of the device, and approximately bisects the embedded device. The placement of the mid-plane in proximity to central plane 115 minimizes the mechanical stress on the embedded device.
  • the central plane is a plane of zero stress when flexible circuit assembly 30 is subjected to bending.
  • layers located above the central plane are equivalent in number, thickness, structure, and composition to layers located below the central plane, i.e., symmetrical, the central plane is physically located at the center of the aforementioned layers.
  • a computer generated stress analysis program is used to determine the location of the central plane.
  • the flexible circuit is designed to embed components and devices to intersect, or to be located in proximity to (adjacent to) the central plane, in a predetermined manner, therefore minimizing stress effects within the flexible circuit.
  • gold wire 110 is ball bonded to LED chip (die) 105, and wedge bonded to copper bond pad 95 to complete the bonded chip (die) assembly.
  • the bonded chip (die) assembly is encapsulated using, for example, optically transparent encapsulant 111.
  • the encapsulant is dispensed on the LED chip (die), the wire bonds, and copper bond pad to protect the assembly.
  • the encapsulant also aids in guiding radiated light from the LED chip (die). Florescent powder maybe added on surface of the LED chip (die) or mixed into the encapsulant to alter visible color of radiated light.
  • the encapsulant for this example, is a silicone based gel, but alternatively is, but is not limited to, grease and over-molding compounds, both silicone based and non-silicone based.
  • phosphor particles embedded within the encapsulant are used to convert blue or UV LED light to yellow, green and red light
  • inductor wire loops 160 and 162 With looking to FIG. 15, and in conjunction with FIG. 2 and FIG. 3, the three dimensional aspect of inductor wire loops 160 and 162 becomes evident.
  • the inductor loops are wound in a three dimensional pattern, including inductor wire metallizations 37, 54, 39, 67, 58, and 69, to form the inductor loops.
  • the resulting inductor loops generate lateral magnetic fields parallel to central plane 115 of the flexible circuit assembly and are therefore confined mostly within the magnetic core, thus reducing the effect of the stray field lines on components and metallization patterns located on adjacent or near adjacent layers of the assembly. This is particular importance in reducing the impact of stray electromagnetic interference (EMI) effects when considering a flexible circuit assembly with multilayer metal configurations and sensitive electronic
  • EMI stray electromagnetic interference
  • the flexible circuit assembly of FIG. 1 results in a singulated flexible circuit assembly of dimensions 78 mm wide x 183 mm long x 0.8 mm thick.
  • the inductor of FIG. 1 is 15mm wide x 40.3 long x 0.1 1 mm thick, with a core opening of 2.8mm x 28.1mm.
  • the inductor exhibits an inductance value of approximately 350 micro Henries, measured at 60 hertz.
  • LED opening 16 lies adjacent to LED openings 18, and like LED openings 18, is similarly elongated to facilitate enhanced flexibility of flexible circuit assembly 30 of FIG. 1 and to provide stress relief for embedded components.
  • LED chip (die) 105, 163, and 167 are placed in the respective openings in close proximity to three sides of the openings to provide mechanical support for the respective LED chip (die).
  • Coverlay opening 85 exposes the respective LED openings to facilitate ease of LED device assembly and to enhance flexibility within the flexible circuit assembly.
  • LED chip (die) 105 are configured with both anode and cathode connections on the same surface of the chip (die).
  • the anode of LED chip (die) 105 is coupled to wire bond pad 95 through bond wire 110.
  • the cathode of the LED chip (die) is coupled to wire bond pad 142 through bond wire 141.
  • the LED chip (die) anode and cathode can be disposed on opposite sides of the chip (die), wherein one connection is wire bonded to a wire bond pad and the second connection is made to a copper flag of the flexible circuit assembly, such as copper flag 99 of FIG. 17.
  • anode and cathode connections can be made using thermal bumps on the LED chip (die).
  • the LED chip (die) is then TAB or flip-chip bonded to segmented copper flags (not shown) in the flexible circuit assembly.
  • LED chip (die) 105, 163, and 167 are mounted to copper flags 99, 991 , and 993, respectively, as described in the process for FIG.s 6 through 15.
  • the copper flags are patterned in an enlarged configuration to facilitate enhanced thermal transfer away from the LED chips (dies).
  • Coverlay openings 89, 992, and 994, provide access to the copper flags, for example, to permit air flow for cooling or for attachment of heat sinks to improve thermal transfer characteristics of the LED chip (die).
  • FIG. 18 an application of the present flexible circuit assembly invention is shown, incorporating 60 Hertz AC power source 170 to directly drive an LED lighting configuration.
  • the AC power source is connected to LED string 179, through fuse 172, and transformer 174.
  • the transformer is fabricated as an embedded device, utilizing the flexible circuit assembly process described in FIG.s 6 through 15. As one skilled in the art would recognize, a transformer is an assembly of interspersed inductor windings. Thus, the inductors of the present invention are used to fabricate the embedded transformer.
  • LED string 179 is fabricated from serially connected back to front LED pairs
  • the secondary of transformer 174 is coupled to the LED string, at one end, through current limiting resistor 178, to the second end of the LED string.
  • FIG. 19 another application of the present invention is shown, incorporating 60 Hertz AC power source 190 to directly drive an LED lighting configuration.
  • the AC power source is coupled to LED string assembly 196, through fuse 192, and transformer 194.
  • the transformer is fabricated as an embedded device, utilizing the flexible circuit assembly process described in FIG.s 6 through 15.
  • LED string 196 is fabricated from diode 197 and LED string 199.
  • Diode 197 provides greater reliability under reverse bias than a standard type light emitting diode.
  • the secondary of transformer 194 is coupled to the LED string assembly, at one end, through current limiting resistor 198, and to the second end of the LED string assembly. The resultant configuration produces an equivalent 120 Hertz effect, thus reducing flicker in the LED lighting application.
  • magnetic core layer 180 having air gap 181
  • magnetic core layer 182 having air gap 183 are configured for stacking and lamination, utilizing the embedded concepts of FIG.s 6 through 15.
  • Air gaps are known in the art as desirable for reducing DC bias saturation in magnetic core stacks in inductors and transformers. As known in the art, air gaps are stacked coincidentally. However, coincident stacking of air gaps in flexible circuits results in a potentially less stable mechanical structure that is subject to bending and damaging during the manufacturing process. ln FIG. 20, prior to assembly of the magnetic core, air gaps 181 and 183 are laser cut in an offset manner and on opposing sides of the respective magnetic core layers. The resulting laminated stack is thus configured with staggered air gaps located on opposite sides of the respective magnetic core layers. Thus, the adjacent magnetic core layers provide support in the area the of air gaps in the respective adjacent core layers while maintaining the desired impact of the air gap. The resulting laminated core is more stable than a laminated core with coincident air gaps.
  • the air gaps may be offset in a non-opposing manner, e.g., in quadrature or sequential, and also etched and / or filled with an insulating material.
  • the magnetic core is formed, for example, by gluing two sheets of steel to form a solid laminate of 0.13 mm thick. This laminate is masked on both sides, patterned and then chemically etched from both sides, using processes known to one skilled in art. The etching of the laminated steel cores result in a structure with an outer dimension of 15 x 40 mm and an inner dimension of 2.9 x 28 mm. Air gaps 181 and 183 are also formed in the etching process to a predetermined width of 0.06 mm.
  • the resulting steel core can be handled and bent without altering the gap widths.
  • Inductors used in a frequency range below 100 kilohertz are suited for fabrication utilizing laminated steel cores such as shown in the cross-sections of FIGs. 6 through 15.
  • a ferrite core is desirable for inductors used in a frequency range of 100 kilohertz to 5 megahertz.
  • ferrite cores are fragile and prone to breakage when stress, e.g. bending for product fabrication and bending for assembly processing, is applied.
  • Ferrite core 248, having air gap 246, is sandwiched between steel lamination core layers 240 and 252, the cores having air gaps 242 and 254, respectively.
  • Intervening adhesive layers 244 and 250 provide an attachment mechanism for laminating the steel core layers to the ferrite core layer.
  • Air gaps 242 and 254 are located in a predetermined offset fashion, on the same side of the steel cores for this example.
  • the air gap for the ferrite core is located, in a predetermined position, on the opposite side that of the air gaps for the steel cores so as to provide a balanced degree of stress relief for the laminated ferrite core inductor structure.
  • the amorphous steel clad core layers each are 0.018 mm thick
  • the adhesive layers are each 0.025 mm thick
  • the ferrite core is 0.135 mm thick.
  • the ferrite core and steel air gaps are cut at 0.04 mm wide.
  • the resulting inductance, when configured as the inductor of FIG. 1, is approximately 20 micro Henries, when operated at frequencies in the low megahertz range.
  • cuts are made along respective cut lines 212 shown in
  • flexible circuit assembly 30 is, for example, singulated from a roll of multiple assembled flexible assemblies (not shown). Cuts are made along peripheral cut lines 214 in the singulation process. The cuts are made with a router cutting tool or other cutting device as one skilled in the art would recognize. Cuts are next made in a longitudinal direction along cut lines 212. The cuts are terminated at their respective drill openings 218. The drill openings serve as termination points to minimize cutting tool tear-out at the end of the cut lines.
  • the cut flexible assembly is now further separated and spread to form post cut longitudinal areas 222 and post cut lateral area 225.
  • the resulting flexible structure 300 is ribbon-like and exhibits a high degree of flexibility, approaching a 360 degree bendable capability and
  • flexible structure 300 and from flexible structure 300 of FIG. 21 , is affixed to cylindrical canister 150.
  • the attachment mechanism is, for example, but not limited to a mechanical means, e.g., screws or bolts; or adhesive means, e.g., tape, adhesive laminate layer, glue, thermally conductive gel, or epoxy; or hard fixed means, e.g., solder or welding.
  • the flexible structure-canister combination forms an electric LED lighting device, powered directly by an alternating current (AC) source.
  • the canister further operates to provide a heat sink for the conforming flexible structure.
  • the cylindrical canister is, but not limited to aluminum, copper, brass, or steel.
  • the thickness of the canister material is selected to provide an appropriate heat sinking heat transfer mechanism for the dissipating heat generated by LEDs in the flexible circuit assembly.
  • the total weight of the canister assembly is 112 grams, i.e., 103 grams for the aluminum canister plus 9 grams for the flexible circuit assembly, thus providing an ultra lightweight LED lighting appliance weighing less than 1 ⁇ 4 of a pound.
  • the present invention is designed for phasing into high volume production. Initially, the flexible circuit assembly is processed in rectangular panels to provide a vehicle to improve and optimize materials, processes, design, test and quality.
  • Dielectric films as polyimide, polyester-imide, polyester, impregnated paper and conductive foils of copper, aluminum and steel are available in rolls of 300 mm width and wider.
  • Combined tools developed by equipment integrators, are available to cut films, to laminate two or more layers, to print, to chemically etch, and to deposit thin metal on continuous roll of thin films.
  • High speed, automated tools for roll-to- roll manufacturing lines can be further integrated to pick and place components, e.g., magnetic cores and islands.
  • devices e.g., semiconductors, LEDs, diodes, capacitors, resistors, lenses, and adhesives, encapsulants, thermally conductive gels, and skive, are integrated into roll of laminated, thin films. Near the end of process, the roll of embedded electronics is electrically tested, and is inspected and cut to singulate out a complete electronic system such as low cost LED lighting. The goal is low cost, thin, flexible, light weight, power electronics for medical, aerospace, automotive, hand-held and other applications.
  • the present invention provides a method for fabricating a highly flexible circuit assembly by removing material in predetermined locations in an intermediate layer of the assembly.
  • the present invention provides reduced stress characteristics for devices by locating devices at, or in proximity to, a zero stress plane of the flexible circuit assembly.
  • the embedded devices include a three dimensional inductor with magnetic field planes parallel to the plane of the flexible circuit assembly, thus reducing the effects of stray magnetic fields on other devices within the assembly. It can be still further appreciated that the present invention provides a method for reducing stress within a laminated magnetic core of an inductor embedded in the flexible circuit assembly by locating a brittle ferrite core in proximity to the low stress central plane.
  • the present invention provides a structure for enhanced heat dissipation for embedded devices within the flexible circuit assembly.
  • the present invention is highly compatible with low cost and automated roll-to-roll manufacturing techniques.
  • the present invention combines light weight with conformability for the flexible circuit assembly.

Abstract

Un dispositif noyé (105) est assemblé à l'intérieur d'un ensemble circuit flexible (30), le dispositif noyé étant situé intentionnellement à la partie moyenne à proximité du plan central (115) de l'ensemble circuit flexible pour rendre minimaux les effets de contrainte sur le dispositif noyé. L'ouverture (18), pour le dispositif noyé, est agrandie dans une couche intermédiaire (10) pour augmenter la flexibilité de l'ensemble circuit flexible.
PCT/US2012/000259 2011-06-15 2012-05-30 Ensemble circuit flexible et procédé associé WO2012173654A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2014515804A JP5823033B2 (ja) 2011-06-15 2012-05-30 フレキシブル回路アセンブリおよびその方法

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US14974711A 2011-06-15 2011-06-15
US61497,47 2011-06-15
US13/506,110 2012-03-27
US13/506,110 US8879276B2 (en) 2011-06-15 2012-03-27 Flexible circuit assembly and method thereof

Publications (2)

Publication Number Publication Date
WO2012173654A2 true WO2012173654A2 (fr) 2012-12-20
WO2012173654A3 WO2012173654A3 (fr) 2013-02-21

Family

ID=47357656

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2012/000259 WO2012173654A2 (fr) 2011-06-15 2012-05-30 Ensemble circuit flexible et procédé associé

Country Status (1)

Country Link
WO (1) WO2012173654A2 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8998454B2 (en) 2013-03-15 2015-04-07 Sumitomo Electric Printed Circuits, Inc. Flexible electronic assembly and method of manufacturing the same
US9668352B2 (en) 2013-03-15 2017-05-30 Sumitomo Electric Printed Circuits, Inc. Method of embedding a pre-assembled unit including a device into a flexible printed circuit and corresponding assembly

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5444228A (en) * 1992-05-27 1995-08-22 Seb S.A. Flat, flexible heating element with integrated connector
DE4412278A1 (de) * 1994-04-09 1995-10-12 Bosch Gmbh Robert Starre und flexible Bereiche aufweisende Leiterplatte
US20070108521A1 (en) * 2003-07-04 2007-05-17 Ronald Dekker Flexible semiconductor device and identification label
US20070124916A1 (en) * 2000-05-19 2007-06-07 Harding Philip A Method of making slotted core inductors and transformers
US20100072577A1 (en) * 2004-06-04 2010-03-25 The Board Of Trustees Of The University Of Illinois Methods and Devices for Fabricating and Assembling Printable Semiconductor Elements
US20100091501A1 (en) * 2008-10-15 2010-04-15 Young Optics Inc. Light emitting diode apparatus and optical engine using the same
US20100096166A1 (en) * 2008-10-17 2010-04-22 Occam Portfolio Llc Flexible Circuit Assemblies without Solder and Methods for their Manufacture
US20110117703A1 (en) * 2008-12-12 2011-05-19 Helmut Eckhardt Fabrication of electronic devices including flexible electrical circuits

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5444228A (en) * 1992-05-27 1995-08-22 Seb S.A. Flat, flexible heating element with integrated connector
DE4412278A1 (de) * 1994-04-09 1995-10-12 Bosch Gmbh Robert Starre und flexible Bereiche aufweisende Leiterplatte
US20070124916A1 (en) * 2000-05-19 2007-06-07 Harding Philip A Method of making slotted core inductors and transformers
US20070108521A1 (en) * 2003-07-04 2007-05-17 Ronald Dekker Flexible semiconductor device and identification label
US20100072577A1 (en) * 2004-06-04 2010-03-25 The Board Of Trustees Of The University Of Illinois Methods and Devices for Fabricating and Assembling Printable Semiconductor Elements
US20100091501A1 (en) * 2008-10-15 2010-04-15 Young Optics Inc. Light emitting diode apparatus and optical engine using the same
US20100096166A1 (en) * 2008-10-17 2010-04-22 Occam Portfolio Llc Flexible Circuit Assemblies without Solder and Methods for their Manufacture
US20110117703A1 (en) * 2008-12-12 2011-05-19 Helmut Eckhardt Fabrication of electronic devices including flexible electrical circuits

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8998454B2 (en) 2013-03-15 2015-04-07 Sumitomo Electric Printed Circuits, Inc. Flexible electronic assembly and method of manufacturing the same
US9668352B2 (en) 2013-03-15 2017-05-30 Sumitomo Electric Printed Circuits, Inc. Method of embedding a pre-assembled unit including a device into a flexible printed circuit and corresponding assembly

Also Published As

Publication number Publication date
WO2012173654A3 (fr) 2013-02-21

Similar Documents

Publication Publication Date Title
US8879276B2 (en) Flexible circuit assembly and method thereof
US9704644B2 (en) Flexible circuit assembly and method therof
EP3355349B1 (fr) Élimination efficace de la chaleur d'un support de composant ayant une diode incorporée
US8436249B2 (en) Wiring substrate, electronic device, and method of manufacturing wiring substrate
US8018311B2 (en) Microminiature power converter
US10595414B2 (en) Component carrier and manufacturing method
US6747341B2 (en) Integrated circuit and laminated leadframe package
JPH0669402A (ja) プリント基板およびその製造方法
US6713317B2 (en) Semiconductor device and laminated leadframe package
US8487192B2 (en) Printed wiring board and method for manufacturing the same
US11160160B1 (en) PCB for bare die mount and process therefore
EP3345464B1 (fr) Procédé de fabrication d'un dispositif à del
KR20080025949A (ko) 전자소자 내장 인쇄회로기판 제조방법
WO2012173654A2 (fr) Ensemble circuit flexible et procédé associé
US11670613B2 (en) Arrangement with central carrier and two opposing layer stacks, component carrier and manufacturing method
JP2004206736A (ja) 半導体装置及びその製造方法
CN112533349B (zh) 电路板及其制作方法
JP2012209590A (ja) 電子部品搭載多層配線基板及びその製造方法
JP5823033B2 (ja) フレキシブル回路アセンブリおよびその方法
JP2004146419A (ja) 複合多層基板およびそれを用いたモジュール
CN112020222A (zh) 内埋电路板及其制作方法
US11672076B2 (en) Component carrier with protruding thermally conductive tongue and corresponding method of manufacturing
CN220569634U (zh) 高导热嵌埋结构
EP4093163A1 (fr) Support de composant à élément inductif inclus dans l'accumulation de couche et procédé de fabrication
CN109950017B (zh) 电子部件以及电子部件的制造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12800041

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase in:

Ref document number: 2014515804

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase in:

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12800041

Country of ref document: EP

Kind code of ref document: A2