WO2012140710A1 - Dispositif de commande de démarrage, système de démarrage et procédé de commande de démarrage - Google Patents

Dispositif de commande de démarrage, système de démarrage et procédé de commande de démarrage Download PDF

Info

Publication number
WO2012140710A1
WO2012140710A1 PCT/JP2011/007135 JP2011007135W WO2012140710A1 WO 2012140710 A1 WO2012140710 A1 WO 2012140710A1 JP 2011007135 W JP2011007135 W JP 2011007135W WO 2012140710 A1 WO2012140710 A1 WO 2012140710A1
Authority
WO
WIPO (PCT)
Prior art keywords
boot
area
control device
normal
nonvolatile memory
Prior art date
Application number
PCT/JP2011/007135
Other languages
English (en)
Japanese (ja)
Inventor
高橋　司
宣洋 坪井
三野　吉輝
秀憲 南木
朋久 瀬崎
Original Assignee
パナソニック株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パナソニック株式会社 filed Critical パナソニック株式会社
Publication of WO2012140710A1 publication Critical patent/WO2012140710A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4403—Processor initialisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1417—Boot up procedures

Definitions

  • the present invention relates to a boot control device, a boot system, and a boot control method, and more particularly to a boot control device that manages a plurality of identical boot programs stored in a nonvolatile memory.
  • NAND flash a NAND flash memory
  • this NAND flash has the advantage of being inexpensive, it has the disadvantage of being fragile. For this reason, in a boot system using a NAND flash, it is difficult to always read a program stably and start the system.
  • wear leveling technology that generally distributes so that access is not concentrated on a specific block.
  • a table or file system that stores the number of accesses to each block, or an arbitration circuit that determines an access block is required.
  • Patent Document 1 For such a problem, the technique of Patent Document 1 is known.
  • Patent Document 1 stores the same program in each of a plurality of blocks in preparation for generation of a defective block. Then, when an uncorrectable ECC error occurs, this technique enables stable program reading by reading the corresponding page of the next block.
  • Patent Document 2 is known.
  • Patent Document 1 stores a plurality of identical programs in advance.
  • Patent Document 1 has a problem that it is difficult to set an optimum condition in the trade-off between the reliability of the system and the required storage area.
  • Patent Document 2 is a technique for improving the reliability of a general program, and the program is copied when an abnormality starts to occur in the program. Therefore, in this technique, when a program is broken in a state that cannot be repaired at the time of boot activation, the program cannot be copied and the activation itself cannot be performed.
  • an object of the present invention is to provide a boot control device, a boot system, and a boot control method capable of improving the reliability of system startup and suppressing an increase in a storage area for storing a boot program.
  • a boot control device is a boot control device that manages a plurality of identical boot programs stored in a nonvolatile memory for starting up a system.
  • the normal boot programs are copied to another area of the nonvolatile memory.
  • a copying unit is provided.
  • the boot control apparatus can always secure a plurality of boot programs, and thus can improve the reliability of system startup.
  • the boot control device copies the boot program, thereby storing a boot program according to the state of the nonvolatile memory Can be adaptively changed. Thereby, the boot control device can suppress an increase in the storage area for storing the boot program.
  • the boot control device further determines a storage unit that stores a copy flag indicating whether or not a copy process needs to be performed, and whether or not the number of the normal boot programs is below the threshold.
  • a copy determination unit that sets the copy flag when the number of normal boot programs is lower than the threshold, the copy unit refers to the copy flag after the system is started, When the copy flag is set, the boot program may be copied to another area of the nonvolatile memory.
  • the boot control device since the boot control device according to one aspect of the present invention does not need to perform a copy operation at the time of activation, an increase in activation time due to the copy operation can be suppressed.
  • the non-volatile memory includes a boot-dedicated area that is used exclusively for storing the plurality of boot programs, and a normal area other than the boot-dedicated area, and the boot control device further includes the non-volatile memory An area management unit that manages a boot use area used for storing the plurality of boot programs in the memory area, wherein the area management unit sets the boot dedicated area as the boot use area; If there is no free area, a part of the normal area may be added to the boot use area, and the copy unit may copy the boot program to the boot use area.
  • the boot control device expands the boot use area even when all the areas prepared in advance for the boot program are used up, thereby Reliability can be maintained.
  • the boot control device does not have to secure a boot use area from the beginning, a similar system can be constructed for non-volatile memories with different reliability.
  • the normal area includes a system use area used by the system and a spare area other than the system use area, and the area management unit, when there is no free area in the boot use area, May be added to the boot use area.
  • the boot control device further includes a wear leveling processing unit that performs a wear leveling process on the nonvolatile memory using the system use area after the system is started, and the area management unit includes: When there is no free area in the boot use area and there is no free area in the spare area, an unused area that is not currently used among the system use areas is added to the boot use area, and the unused area May be excluded from the system use area.
  • the boot control device can realize a flexible boot system according to the reliability of the nonvolatile memory in the memory system that performs the wear leveling process.
  • the present invention can be realized not only as such a boot control device but also as a boot control method using characteristic means included in the boot control device as a step, or such a characteristic step in a computer. It can also be realized as a program to be executed. Needless to say, such a program can be distributed via a non-transitory computer-readable recording medium such as a CD-ROM and a transmission medium such as the Internet.
  • the present invention can be realized as a semiconductor integrated circuit (LSI) that realizes part or all of the functions of such a boot control device, or can be realized as a boot system including such a boot control device.
  • LSI semiconductor integrated circuit
  • the present invention can provide a boot control device, a boot system, and a boot control method capable of improving the reliability of system startup and suppressing an increase in the storage area for storing the boot program.
  • FIG. 1 is a block diagram showing a configuration of a boot system according to an embodiment of the present invention.
  • FIG. 2 is a diagram showing a configuration of the nonvolatile memory according to the embodiment of the present invention.
  • FIG. 3 is a diagram showing an example of data stored in the nonvolatile memory according to the embodiment of the present invention.
  • FIG. 4 is a diagram showing the configuration of the storage area of the nonvolatile memory according to the embodiment of the present invention.
  • FIG. 5 is a diagram showing a configuration of boot management information according to the embodiment of the present invention.
  • FIG. 6 is a flowchart of the startup process according to the embodiment of the present invention.
  • FIG. 7 is a flowchart of the copy process according to the embodiment of the present invention.
  • FIG. 1 is a block diagram showing a configuration of a boot system according to an embodiment of the present invention.
  • FIG. 2 is a diagram showing a configuration of the nonvolatile memory according to the embodiment of the present invention.
  • FIG. 3
  • FIG. 8 is a diagram showing an operation example in the boot system according to the embodiment of the present invention.
  • FIG. 9 is a diagram showing an operation example in the boot system according to the embodiment of the present invention.
  • FIG. 10 is a diagram showing an operation example in the boot system according to the embodiment of the present invention.
  • FIG. 11 is a diagram illustrating an application example of the boot system according to the embodiment of the present invention.
  • the boot control device copies a normal boot program to another area of the nonvolatile memory when the number of normal boot programs stored in the nonvolatile memory falls below a threshold value. .
  • the boot control device can always secure a plurality of boot programs, so that the reliability of system startup can be improved. Further, the boot control device can adaptively change the storage area for storing the boot program according to the state of the nonvolatile memory. Thereby, the boot control device can suppress an increase in the storage area for storing the boot program.
  • FIG. 1 is a block diagram showing a configuration of a boot system 100 according to an embodiment of the present invention.
  • the boot system 100 includes a boot control device 110 and a nonvolatile memory 120.
  • the non-volatile memory 120 is a non-reliable non-volatile memory, for example, a NAND flash memory.
  • FIG. 2 is a diagram showing a configuration of the nonvolatile memory 120.
  • the non-volatile memory 120 includes a plurality of blocks 201 which are erase units.
  • Each block 201 includes a plurality of pages 202 that are units of writing and reading.
  • Each page 202 includes a data area 203 and a redundant area 204 in which ECC (Error Correcting Code) is stored.
  • ECC Error Correcting Code
  • a defect mark 205 (BadBlock mark) indicating that the block is not a normal block is stored. This defect mark is given to a block determined to be defective in the inspection at the time of shipment.
  • FIG. 3 is a diagram illustrating an example of data stored in the non-volatile memory 120.
  • the nonvolatile memory 120 stores a plurality of boot programs 121.
  • the plurality of boot programs 121 are the same program (code), and are programs for starting the system. In the following, it is assumed that each boot program 121 is stored in one block 201. Note that each boot program 121 may be stored across two or more blocks 201.
  • the boot control device 110 manages a plurality of boot programs 121 stored in the nonvolatile memory 120.
  • the boot control device 110 includes a boot control circuit 130, a system control unit 140, a flash memory controller 150, a bus controller 160, a storage unit 170, and a RAM 180.
  • the flash memory controller 150 controls access to the nonvolatile memory 120 from the boot control circuit 130 and the system control unit 140. Further, the flash memory controller 150 includes an error determination circuit 151 that performs ECC processing.
  • the bus controller 160 controls access to the nonvolatile memory 120, the storage unit 170, and the RAM 180 from the boot control circuit 130 and the system control unit 140.
  • the storage unit 170 stores boot management information 171.
  • the storage unit 170 is a nonvolatile memory having higher reliability than the nonvolatile memory 120, and is, for example, an EEPROM.
  • the boot control circuit 130 manages a plurality of boot programs 121 stored in the nonvolatile memory 120 using the boot management information 171.
  • the boot control circuit 130 includes a copy unit 131, a copy determination unit 132, an area management unit 133, and a boot processing unit 134.
  • the function of the boot control circuit 130 is realized by a dedicated circuit (hardware).
  • the copy determination unit 132 determines whether or not the number of normal boot programs 121 stored in the nonvolatile memory 120 is below a predetermined threshold. Then, the copy determination unit 132 determines to perform the copy process when the number of normal boot programs 121 falls below the threshold.
  • the area management unit 133 manages the boot use area used for storing the boot program 121 among the storage areas of the nonvolatile memory 120.
  • the copy unit 131 copies the normal boot program 121 to another area of the nonvolatile memory 120 when the number of normal boot programs 121 stored in the nonvolatile memory 120 falls below the threshold value. Specifically, the copy unit 131 copies the normal boot program 121 to the boot use area.
  • the boot processing unit 134 reads a normal boot program 121 out of a plurality of boot programs 121 stored in the nonvolatile memory 120 and stores it in the RAM 180.
  • the system control unit 140 starts up the system using the boot program 121 stored in the RAM 180. Further, the system control unit 140 controls the system after startup.
  • the function of the system control unit 140 is realized by the CPU executing a program.
  • the system control unit 140 includes a wear leveling processing unit 141.
  • the wear leveling processing unit 141 performs a wear leveling process that performs decentralization so that accesses are not concentrated on a specific block of the nonvolatile memory 120.
  • FIG. 4 is a diagram showing the configuration of the storage area of the nonvolatile memory 120.
  • the nonvolatile memory 120 includes a boot dedicated area 211 and a normal area 212.
  • the boot dedicated area 211 is an area used exclusively for storing a plurality of boot programs 121.
  • the normal area 212 is an area other than the boot dedicated area 211.
  • the normal area 212 includes a wear leveling area 213 used for wear leveling processing and a spare area 214.
  • the wear leveling area 213 is an example of a system use area used by the system (system control unit 140), and other areas used by the system can be used instead of the wear leveling area 213. .
  • the wear leveling area 213 includes an in-use area 215 that is currently used for the wear leveling process and an unused area 216 that is not used for the wear leveling process but is reserved for the wear leveling process.
  • the spare area 214 is an area other than the wear leveling area 213, and is an area not assigned to a specific application. In other words, the spare area 214 is an area that can be freely used by the system designer.
  • the area management unit 133 sets the boot dedicated area 211 as a boot use area in the initial state. Further, the area management unit 133 adds a part of the normal area 212 to the boot use area when there is no empty area in the boot use area. Specifically, the area management unit 133 adds a part of the spare area 214 to the boot use area when there is no free area in the boot use area.
  • the area management unit 133 adds the unused area 216 to the boot use area and wear leveling the unused area 216 when the boot use area has no free area and the spare area 214 has no free area. Exclude from region 213.
  • FIG. 5 is a diagram showing the configuration of the boot management information 171.
  • the boot management information 171 includes a normal block number 310, a spare block number 320, a used block number 330, a normal block number 340, a spare block number 350, and a copy flag 360.
  • the normal block number 310 indicates the block number in which the normal boot program 121 is stored.
  • the normal block number 310 is assigned an area in which a plurality of numbers can be stored.
  • the normal boot program 121 is a boot program that can be normally executed.
  • the abnormal boot program 121 is a boot program that cannot be executed normally.
  • the boot program 121 that is not normal is a boot program in which an abnormality has occurred from the time of shipment and a boot program in which data is destroyed due to aging.
  • ECC ECC
  • a boot program whose data is destroyed to the extent that error recovery is possible is recognized as a normal boot program. Note that such a boot program capable of error recovery may be handled as an abnormal boot program.
  • the spare block number 320 indicates the number of an unused block included in the boot use area.
  • the spare block number 320 includes spare block numbers 321 to 323.
  • the spare block number 321 indicates the number of an unused block in the boot dedicated area 211.
  • the spare block number 322 indicates the number of an unused block in the spare area 214 included in the boot use area.
  • the spare block number 323 indicates the number of an unused block in the unused area 216 included in the boot use area.
  • the used block number 330 indicates the number of the block in which the boot program 121 read at the time of startup is stored. In other words, the used block number 330 indicates the number of the block in which the boot program 121 read at the previous activation is stored.
  • the spare block number 350 indicates the number of unused blocks in the boot use area.
  • the spare block number 350 includes spare block numbers 351 to 353.
  • the number of spare blocks 351 indicates the number of unused blocks in the boot dedicated area 211.
  • the spare block number 352 indicates the number of unused blocks in the spare area 214 included in the boot use area.
  • the spare block number 353 indicates the number of unused blocks in the unused area 216 included in the boot use area.
  • the copy flag 360 indicates whether or not a boot program copy process is necessary.
  • the copy flag 360 is set by the copy determination unit 132. Specifically, the copy determination unit 132 sets the copy flag 360 to valid “1” when the number of normal boot programs 121 is below the threshold.
  • FIG. 6 is a flowchart of the startup process by the boot control device 110.
  • the boot processing unit 134 selects a block indicated by the used block number 330 as a block to be read (hereinafter referred to as a target block) (S101). Since the used block number 330 is not set at the first activation, the boot processing unit 134 sets one of the block numbers indicated by the normal block number 310 to the used block number 330 and sets the set number. This block is selected as the target block.
  • the boot processing unit 134 reads the defect mark 205 included in the redundant area 204 of the first page of the target block, and determines whether the target block is a normal block based on the read defect mark 205. (S102).
  • the boot processing unit 134 reads the data of the first page of the target block (S103).
  • the error determination circuit 151 determines whether or not an error is included in the data by performing an ECC check on the read data (S104). Specifically, the error determination circuit 151 calculates ECC from the read data. Then, the error determination circuit 151 determines whether or not the calculated ECC matches the ECC stored in the redundant area 204. The error determination circuit 151 determines that the read data is normal when the calculated ECC and the ECC stored in the redundant area 204 match, and determines that the data includes an error when they do not match. To do.
  • the read data is stored in the RAM 180.
  • the boot processing unit 134 reads the data of the next page of the target block (S103), and performs the processing after step S104.
  • the error determination circuit 151 restores the read data to correct data, and restores the restored data. Store in the RAM 180.
  • the system control unit 140 starts the system by executing the boot program 121 stored in the RAM 180 (S109).
  • the copy determination unit 132 determines that the number of normal blocks 340 is predetermined. It is determined whether it is smaller than the threshold value (S110).
  • the copy determination unit 132 sets the copy flag 360 to valid “1” (S111).
  • the boot processing unit 134 uses the block number 330, the normal block number 310, and the number of normal blocks. 340 is updated (S112). Specifically, the boot processing unit 134 excludes the number of the current target block in which an abnormality is found from the normal block number 310 and reduces the number of normal blocks 340 by “1”. Further, the boot processing unit 134 sets one of the block numbers indicated by the updated normal block number 310 as the used block number 330.
  • the boot control device 110 executes the processing from step S101 onward again. If there is an uncorrectable error in the read data (Yes in S105), the boot control device 110 may start reading data from the first page of the block, or an uncorrectable error occurs. Data reading may be started from the page that has been processed.
  • the normal boot program 121 is transferred to the RAM 180. Then, the system control unit 140 executes the boot program 121 to start the system.
  • the copy flag 360 is set to be valid. Also, another normal boot program 121 stored in the nonvolatile memory 120 is read, and the system is normally started.
  • FIG. 7 is a flowchart of copy processing by the boot control apparatus 110. This copy process is executed after the system is started.
  • the copy unit 131 confirms whether or not the copy flag 360 is set when the system processing amount is low or the like (S201). When the copy flag 360 is not set (No in S201), the copy unit 131 does not perform the copy process.
  • the area management unit 133 checks whether there is an empty block in the boot use area (S202). Specifically, the area management unit 133 refers to the spare block number 350 and determines that there is an empty block in the boot use area when any one of the spare block numbers 351 to 353 indicates “1” or more. If all the spare block numbers 351 to 353 are “0”, it is determined that there is no empty block in the boot use area.
  • the copy unit 131 selects one of the empty blocks in the boot use area as the copy destination block (S203). Specifically, the copy unit 131 selects a block having a number indicated by any of the spare block numbers 321 to 323 as a copy destination block.
  • the copy unit 131 updates the spare block number 320 (S204) and updates the spare block number 350 (S205). Specifically, the copy unit 131 excludes the number of the copy destination block from the spare block number 320 and reduces the spare block number 350 by “1”.
  • the copy unit 131 copies the normal boot program 121 to the copy destination block (S206).
  • the copy unit 131 updates the normal block number 310 and the normal block number 340 (S207 and S208). Specifically, the copy unit 131 adds the number of the copy destination block to the normal block number 310 and increases the number of normal blocks 340 by “1”.
  • the copy unit 131 updates the used block number 330 to the number of the new copy destination block (S209).
  • the area management unit 133 checks whether there is an empty block in the spare area 214 (S210).
  • the area management unit 133 adds the empty block in the spare area 214 to the boot use area (S211). Further, the area management unit 133 notifies the system control unit 140 that the spare area 214 is used. Then, the copy unit 131 selects the empty block as a copy destination block (S203), and the processing after step S204 is performed.
  • the area management unit 133 checks whether there is an empty block in the unused area 216 (S212).
  • the area management unit 133 adds the empty block in the unused area 216 to the boot use area (S213). Further, the area management unit 133 notifies the wear leveling processing unit 141 to exclude the unused area 216 from the wear leveling area 213 (S214). Then, the copy unit 131 selects the empty block as a copy destination block (S203), and the processes after step S204 are performed.
  • FIG. 8 is a diagram illustrating an operation example of the boot control device 110 when there is an empty area in the boot dedicated area 211.
  • FIG. 9 is a diagram illustrating an operation example of the boot control device 110 when there is no empty area in the boot dedicated area 211 and there is an empty area in the spare area 214.
  • FIG. 10 is a diagram illustrating an operation example of the boot control device 110 when there is no empty area in the boot dedicated area 211 and the spare area 214 and there is an empty area in the unused area 216.
  • the boot control device 110 when the number of normal boot programs 121 stored in the nonvolatile memory 120 falls below the threshold, the boot control device 110 according to the embodiment of the present invention stores the normal boot programs 121 in the nonvolatile memory. Copy to another area of 120. As a result, the boot control device 110 can always secure a plurality of boot programs 121, so that the reliability of system startup can be improved.
  • the boot control device 110 stores the boot program 121 according to the state of the nonvolatile memory 120 by copying the boot program 121 when the number of normal boot programs 121 is equal to or less than the threshold.
  • the storage area can be adaptively changed. Thereby, the boot control apparatus 110 can suppress an increase in the storage area for storing the boot program 121.
  • the boot control apparatus 110 only determines whether or not copy processing is necessary at the time of startup, and copies the boot program 121 after the system is started. Thereby, the boot control apparatus 110 can suppress an increase in startup time due to the copy operation.
  • the boot control device 110 uses another area as a boot use area when there is no more free area in the boot dedicated area 211. Thereby, even when the boot control device 110 has used up all the areas prepared in advance for the boot program, the boot control area can be expanded to maintain the reliability of the boot program. Further, since the boot control device 110 does not need to secure a boot use area from the beginning, a similar system can be constructed for non-volatile memories with different reliability.
  • the boot control device 110 uses an area used for wear leveling processing as a boot use area when there is no free area in the boot dedicated area 211. Thereby, the boot control apparatus 110 can realize a flexible boot system according to the reliability of the nonvolatile memory in the memory system that performs the wear leveling process.
  • FIG. 11 is a diagram illustrating an application example of the boot control device 110.
  • the boot control circuit 130 the system control unit 140 (CPU), and the flash memory controller 150 are realized as a one-chip system LSI 501.
  • the system LSI 501, the storage unit 170, and the nonvolatile memory 120 are mounted on the circuit board 502.
  • the circuit board 502 is used for a digital television 503, a digital recorder 504, or the like.
  • each processing unit included in the boot control device 110 described above may be individually made into one chip, or may be made into one chip so as to include some or all of them.
  • each processing unit is configured using hardware and / or software.
  • the configuration using hardware can also be configured using software
  • the configuration using software is hardware. It is also possible to configure using
  • circuits are not limited to LSI, and may be realized by a dedicated circuit or a general processor.
  • An FPGA Field Programmable Gate Array
  • a reconfigurable processor that can reconfigure the connection and setting of circuit cells inside the LSI may be used.
  • part or all of the functions of the boot control device according to the embodiment of the present invention may be realized by a processor such as a CPU executing a program.
  • the present invention may be the above program or a non-transitory computer-readable recording medium on which the above program is recorded.
  • the program can be distributed via a transmission medium such as the Internet.
  • division of functional blocks in the block diagram is an example, and a plurality of functional blocks can be realized as one functional block, a single functional block can be divided into a plurality of functions, or some functions can be transferred to other functional blocks. May be.
  • functions of a plurality of functional blocks having similar functions may be processed in parallel or time-division by a single hardware or software.
  • the configuration of the boot control device is for illustration in order to specifically describe the present invention, and the boot control device according to the present invention does not necessarily have all of the above configurations. In other words, the boot control device according to the present invention only needs to have a minimum configuration capable of realizing the effects of the present invention.
  • FIGS. 6 and 7 are for illustrating the present invention specifically, and the boot control method according to the present invention does not necessarily include all of the above steps. .
  • the boot control method according to the present invention needs to include only the minimum steps that can realize the effects of the present invention.
  • the order in which the above steps are executed is for illustration in order to specifically describe the present invention, and may be in an order other than the above.
  • a part of the above steps may be executed simultaneously (in parallel) with other steps.
  • the copy process shown in FIG. 7 is executed after the system is started, but may be executed before the system is started.
  • the process for determining whether copying is necessary may be performed after the system is activated.
  • steps S204 to S209 shown in FIG. 7 may be other than the order shown in FIG. Some processes may be executed simultaneously.
  • the present invention can be applied to a boot control device and a boot system. Further, the present invention can be applied to various devices such as a digital television and a digital recorder using a boot control device and a boot system.
  • Boot Management Information 180 RAM 201 block 202 page 203 data area 204 redundant area 205 defective mark 211 boot dedicated area 212 normal area 213 wear leveling area 214 spare area 215 busy area 216 unused area 310 normal block numbers 320, 321, 322, 323 spare block number 330 Block number used 340 Number of normal blocks 350, 351, 352, 353 Number of spare blocks 360 Copy flag 501 System LSI 502 circuit board 503 digital television 504 digital recorder

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Quality & Reliability (AREA)
  • Stored Programmes (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

L'invention porte sur un dispositif de commande de démarrage (110) qui gère de multiples instances du même programme de démarrage (121) qui sont stockées dans une mémoire non volatile (120) et servent à démarrer un système. Le dispositif de commande de démarrage (110) est équipé d'une unité de copie (131) qui, lorsque le nombre de programmes de démarrage normal (121) stockés dans la mémoire non volatile (120) chute au-dessous d'une valeur seuil prédéterminée égale à deux ou plus, copie le programme de démarrage normal (121) dans une autre région de la mémoire non volatile (120).
PCT/JP2011/007135 2011-04-14 2011-12-20 Dispositif de commande de démarrage, système de démarrage et procédé de commande de démarrage WO2012140710A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2011090462 2011-04-14
JP2011-090462 2011-04-14

Publications (1)

Publication Number Publication Date
WO2012140710A1 true WO2012140710A1 (fr) 2012-10-18

Family

ID=47008921

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2011/007135 WO2012140710A1 (fr) 2011-04-14 2011-12-20 Dispositif de commande de démarrage, système de démarrage et procédé de commande de démarrage

Country Status (1)

Country Link
WO (1) WO2012140710A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017037501A (ja) * 2015-08-11 2017-02-16 富士通株式会社 ストレージ制御装置およびストレージ制御プログラム

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005215824A (ja) * 2004-01-28 2005-08-11 Sony Corp 半導体装置およびその起動処理方法
JP2007304781A (ja) * 2006-05-10 2007-11-22 Nec Electronics Corp 半導体装置、及び起動方法
JP2009157632A (ja) * 2007-12-26 2009-07-16 Toshiba Corp 情報処理装置
WO2011001486A1 (fr) * 2009-06-30 2011-01-06 パナソニック株式会社 Procédé de traitement de données et circuit intégré semi-conducteur

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005215824A (ja) * 2004-01-28 2005-08-11 Sony Corp 半導体装置およびその起動処理方法
JP2007304781A (ja) * 2006-05-10 2007-11-22 Nec Electronics Corp 半導体装置、及び起動方法
JP2009157632A (ja) * 2007-12-26 2009-07-16 Toshiba Corp 情報処理装置
WO2011001486A1 (fr) * 2009-06-30 2011-01-06 パナソニック株式会社 Procédé de traitement de données et circuit intégré semi-conducteur

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017037501A (ja) * 2015-08-11 2017-02-16 富士通株式会社 ストレージ制御装置およびストレージ制御プログラム

Similar Documents

Publication Publication Date Title
US20190340080A1 (en) Hybrid memory system with configurable error thresholds and failure analysis capability
JP4844639B2 (ja) メモリコントローラ及びメモリコントローラを備えるフラッシュメモリシステム、並びにフラッシュメモリの制御方法
US8671330B2 (en) Storage device, electronic device, and data error correction method
JP5831271B2 (ja) 半導体不揮発性メモリ装置のリフレッシュ操作開始方法およびシステム
JP2009230407A (ja) データの更新方法、メモリシステムおよびメモリデバイス
US20110283058A1 (en) Storage apparatus and method of managing data storage area
US8812910B2 (en) Pilot process method for system boot and associated apparatus
US20100185804A1 (en) Information processing device that accesses memory, processor and memory management method
TWI501252B (zh) 用於控制保留區的固態儲存系統及其控制方法
US8402204B2 (en) Methods for measuring usable lifespan and replacing an in-system programming code of a memory device, and data storage system using the same
US11042310B2 (en) Reading of start-up information from different memory regions of a memory system
JP2006285600A (ja) 記憶装置、メモリ管理装置、メモリ管理方法及びプログラム
JP2011507066A (ja) メモリアレイにおけるエラー訂正
JP7020989B2 (ja) 不揮発性記憶装置、メモリ制御装置、及びメモリ制御方法
JP2009245163A (ja) メモリコントローラ、メモリコントローラを備えるフラッシュメモリシステム、並びにフラッシュメモリの制御方法
JP4956230B2 (ja) メモリコントローラ
KR101548452B1 (ko) 비휘발성 메모리 기반의 전자 장치의 메타 데이터 복원 방법 및 장치
WO2012140710A1 (fr) Dispositif de commande de démarrage, système de démarrage et procédé de commande de démarrage
JP2008191701A (ja) エラー回復処理方法および情報処理装置
US20100077131A1 (en) Updating control information in non-volatile memory to control selection of content
US20140075094A1 (en) Method to implement a binary flag in flash memory
JP5363460B2 (ja) 誤り訂正機能付きコントローラ、誤り訂正機能付き記憶装置、及び誤り訂正機能付きシステム
JP2008117299A (ja) 記憶媒体制御装置
JP2005196658A (ja) 外部記憶装置
JP6707939B2 (ja) 制御装置、ストレージ装置、制御方法及びプログラム

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11863389

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11863389

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP