WO2012103702A1 - Procédé et dispositif de détection de performance d'équipement 1588 - Google Patents

Procédé et dispositif de détection de performance d'équipement 1588 Download PDF

Info

Publication number
WO2012103702A1
WO2012103702A1 PCT/CN2011/076204 CN2011076204W WO2012103702A1 WO 2012103702 A1 WO2012103702 A1 WO 2012103702A1 CN 2011076204 W CN2011076204 W CN 2011076204W WO 2012103702 A1 WO2012103702 A1 WO 2012103702A1
Authority
WO
WIPO (PCT)
Prior art keywords
actual
time
preset
sending time
message
Prior art date
Application number
PCT/CN2011/076204
Other languages
English (en)
Chinese (zh)
Inventor
杨斌
陈王骞
钟济
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Priority to PCT/CN2011/076204 priority Critical patent/WO2012103702A1/fr
Priority to CN201180000784.2A priority patent/CN102232278B/zh
Publication of WO2012103702A1 publication Critical patent/WO2012103702A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0852—Delays
    • H04L43/087—Jitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/06—Management of faults, events, alarms or notifications
    • H04L41/0677—Localisation of faults
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/10—Active monitoring, e.g. heartbeat, ping or trace-route
    • H04L43/106—Active monitoring, e.g. heartbeat, ping or trace-route using time related information in packets, e.g. by adding timestamps

Definitions

  • the present invention relates to the field of communications technologies, and in particular, to a method and apparatus for detecting 1588 device performance. Background technique
  • IEEE 1588V2 is a Prec Ion Time Synchronization Protocol (PTP) based on the message base. It uses the PTP protocol to pass messages between the main ( Mas ter ) clock and the slave ( S lave ) clock. Delivering, precise time synchronization and frequency synchronization can be achieved in a network of packet transmissions.
  • the frequency synchronization refers to maintaining a certain strict relationship in frequency or phase between signals, the corresponding effective instants appearing at the same average rate to maintain all devices in the communication network operating at the same rate.
  • the time synchronization means that the frequencies between the signals are the same and the phases are consistent.
  • the accuracy of the operating frequency of the RTC (Rea l Time Clock) and the correctness of the timestamp value of the 1588 text are one factor affecting the accuracy of the IEEE 1588V2 protocol.
  • the accuracy of the RTC operating frequency can be measured separately by the frequency meter.
  • the operating frequency of the RTC on the master clock side and the RTC on the slave clock side if the measured RTC operating frequency on the master clock side and the RTC operating frequency on the slave clock side are equal, the RTC operating frequency is accurate. On the contrary, it indicates that the RTC operating frequency is not accurate. Therefore, the correctness of the timestamp value of the 1588 packet is critical to the performance of the 1588 device on the premise that the RTC operating frequency is accurate.
  • the embodiment of the present invention provides a method and a device for detecting the performance of the 1588 device, which can detect the correctness of the timestamp value of the 1588 packet, thereby realizing the performance problem of the 1588 device.
  • a method of detecting the performance of a 1588 device including: Obtain the preset sending time, actual sending time, and actual receiving time of the 1588 packet in the current working period;
  • a device for detecting the performance of a 1588 device comprising:
  • the acquiring unit is configured to obtain a preset sending time, an actual sending time, and an actual receiving time of the 1588 message in the current working period;
  • a first determining unit configured to determine whether the preset sending time and the actual sending time are equal; the first determining unit is configured to determine that the actual sending time is accurate when the preset sending time and the actual sending time are equal of;
  • the first determining unit is further configured to: when the preset sending time and the actual sending time are not equal, determine that the actual sending time is inaccurate;
  • a calculating unit configured to calculate, according to the actual receiving time and the actual sending time, a path transmission time in a current working period when the actual sending time is accurate;
  • a second determining unit configured to: according to the path transmission time in the current working period, and the Calculating the path transmission time in a preset number of working cycles before the pre-work cycle, obtaining the jitter value of the path transmission time, and determining whether the jitter value is within the preset jitter range;
  • a second determining unit configured to determine that the actual receiving time is accurate when a corresponding jitter value in the current working period is within a preset jitter range
  • the second determining unit is further configured to determine that the actual receiving time is inaccurate when the corresponding jitter value in the current working period is not within the preset jitter range.
  • the method and the device for detecting the performance of the 1588 device determine the accuracy of the actual sending time by comparing the preset sending time of the obtained 1588 packet with the actual sending time in the current working period, and then determining the accuracy of the actual sending time.
  • the actual transmission time is accurate, calculating a path transmission time in the current working period according to the actual receiving time and the actual sending time, according to the path transmission time and the current in the current working period.
  • the path transmission time calculated in the preset number of working cycles before the work cycle, the jitter value of the path transmission time is obtained, and it is determined whether the jitter value is within the preset jitter range, and the accuracy of the actual receiving time is determined. .
  • the performance problem of the 1588 device can be accurately located.
  • the method for detecting the correctness of the timestamp value of the 1588 packet is not able to locate the performance problem of the 1588 device.
  • the solution provided by the embodiment of the present invention can detect the timestamp of the 1 588 packet. The correctness of the value, so as to achieve the performance problem positioning of the 1588 device.
  • FIG. 1 is a flowchart of a method for detecting performance of a 1 588 device according to Embodiment 1 of the present invention
  • FIG. 2 is a block diagram of an apparatus for detecting performance of a 1 588 device according to Embodiment 1 of the present invention
  • FIG. 4 is a schematic diagram of a pause period according to Embodiment 2 of the present invention
  • FIG. 5 is a block diagram of an apparatus for detecting performance of a 1588 device according to Embodiment 2 of the present invention.
  • the embodiment provides a method for detecting the performance of the 1588 device. As shown in FIG. 1 , the method includes: Step 101: Obtain a preset sending time, an actual sending time, and an actual receiving time of the 1588 message in the current working period.
  • Step 102 Determine whether the preset sending time and the actual sending time are equal.
  • Step 103 When the preset sending time and the actual sending time are equal, determining that the actual sending time is accurate;
  • Step 104 When the preset sending time and the actual sending time are not equal, determining that the actual sending time is inaccurate;
  • Step 105 When the actual sending time is accurate, calculate a path transmission time in a current working period according to the actual receiving time and the actual sending time.
  • Step 106 Obtain a jitter value of the path transmission time according to the path transmission time in the current working period and the preset path number in the working period before the current working period, and determine the jitter. Whether the value is within the preset jitter range;
  • Step 107 When the corresponding jitter value in the current working period is within a preset jitter range, determine that the actual receiving time is accurate;
  • Step 108 When the corresponding jitter value in the current working period is not within the preset jitter range, determine that the actual receiving time is inaccurate.
  • the method for detecting the performance of the 1588 device determines the accuracy of the actual sending time by comparing the preset sending time of the obtained 1588 packet with the actual sending time, and then when the actual sending time is accurate According to the actual receiving time and the actual
  • the transmission time is calculated to obtain the path transmission time in the current working period, and the path is obtained according to the path transmission time in the current working period and the preset path number in the working period before the current working period.
  • the jitter value of the transmission time is determined, and it is determined whether the jitter value is within a preset jitter range, and the accuracy of the actual reception time is determined.
  • the method provided by the embodiment of the present invention can detect the timestamp value of the 1588 packet, as compared with the method in the prior art that is not specific to detecting the correctness of the timestamp value of the 1588 packet, so that the performance problem of the 1588 device cannot be located. The correctness of the positioning of the 1588 device is achieved.
  • the present invention further provides an apparatus for detecting the performance of the 1588 device.
  • the device includes: an obtaining unit 201, a first determining unit 202, and a first determining unit 203, The unit 204, the second determining unit 205, and the second determining unit 206.
  • the obtaining unit 201 is configured to acquire, according to a current working period, a preset sending time, an actual sending time, and an actual receiving time of the 1588 message;
  • the first determining unit 202 is configured to determine whether the preset sending time and the actual sending time are equal;
  • the first determining unit 203 is configured to: when the preset sending time and the actual sending time are equal, determine that the actual sending time is accurate;
  • the first determining unit 203 is further configured to determine that the actual sending time is inaccurate when the preset sending time and the actual sending time are not equal;
  • the calculating unit 204 is configured to calculate, according to the actual receiving time and the actual sending time, a path transmission time in a current working period when the actual sending time is accurate;
  • the second determining unit 205 is configured to obtain a jitter value of the path transmission time according to the path transmission time in the current working period and the preset path number in the working period before the current working period. And determining whether the jitter value is within a preset jitter range;
  • the second determining unit 206 is configured to determine that the actual receiving time is accurate when a corresponding jitter value in the current working period is within a preset jitter range;
  • the second determining unit 205 is further configured to: when the corresponding jitter value is not in the current working period When the preset jitter range is within, it is determined that the actual reception time is not accurate.
  • the apparatus for detecting the performance of the 1588 device compares the preset sending time and the actual sending time of the 1588 packet obtained by the acquiring unit, and then the determining unit determines the accuracy of the actual sending time, and then calculates
  • the unit calculates a path transmission time in the current working period according to the actual receiving time and the actual sending time, and the determining unit is configured according to the path transmission time in the current working period and a preset number before the current working period.
  • the calculated path transmission time in the working cycle obtains the jitter value of the path transmission time, and determines whether the jitter value is within the preset jitter range, and the corresponding jitter value in the current working period is within the preset jitter range.
  • the performance problem of the 1588 device can be accurately located.
  • the method provided by the embodiment of the present invention can detect the timestamp value of the 1588 packet, as compared with the method in the prior art that is not specific to detecting the correctness of the timestamp value of the 1588 packet, so that the performance problem of the 1588 device cannot be located. The correctness of the positioning of the 1588 device is achieved.
  • the embodiment provides a method for detecting the performance of the 1588 device. As shown in FIG. 3, the method includes: Step 301: Acquire a preset sending time, an actual sending time, and an actual receiving time of the 1588 message in the current working period;
  • the 1588 file may be a synchronous >3 ⁇ 4 text SYNC file, or may be a delay request message De lay-req message and a delayed response message De l ay-resp message.
  • the internal logic of the chip on the master clock side acquires the issued value and the local value of the RTC on the master clock side, and acquires the issued value and the local value of the RTC on the slave clock side from the internal logic of the chip on the clock side.
  • the internal logic of the chip is a hardware inside the chip, the master clock side and the slave clock side respectively have one chip internal logic, and respectively obtain the issued value and the local value of the RTC of the master clock side, and the slave clock RTC
  • the delivered value and the local value are grouped, and the packet type is 1.
  • the packet of the packet type 1 to be obtained by the chip internal logic on the master clock side is sent to the off-chip Ethernet port in an idle MAC (Media Acces s Cont ro l) downlink port. .
  • the local value is a time before the adjustment of the RTC, and the issued value is the RTC.
  • the local value is adjusted to the time of the issued value to maintain synchronization of the master clock with the slave clock.
  • the master clock side and the slave clock side are respectively controlled by the central control device, the time is adjusted by the execution logic device, and the center control device is controlled by the master clock side.
  • the time is the benchmark.
  • the sending value of the master clock side is sent by the central control device on the master clock side to the execution logic device on the master clock side, so that the execution logic device on the master clock side adjusts the local state on the master clock side.
  • the value of the value sent to the master clock side is different from the time when the central control device on the master clock side has a time difference with the time of the execution logic device on the master clock side, the main clock side needs to be adjusted.
  • the issued value of the slave clock side is sent by the central control device of the slave clock side to the execution logic device of the slave clock side, so that the slave logic side execution logic device adjusts the slave clock side local
  • the value is sent to the slave clock side, and the central control device of the slave clock side obtains the delay request message and the delayed response message in the 1588 message sent by the clock control side. Describe the time difference between the slave clock and the master clock, then the slave clock needs to adjust its local time (local value).
  • the issued value and the local value of the RTC on the primary clock side, the issued value of the RTC on the secondary clock side, and the local value are used to determine an intermittent period, where the intermittent period is used for the acquired 1588 message. Analysis of the data.
  • the preset transmission time of the 1588 file is sent by the internal logic of the chip on the master clock side before the SYNC message is sent on the master clock side, at the master clock.
  • the first time is obtained, and the preset sending time of the obtained SYNC packet is grouped, and the packet type is 2.
  • the packet of the packet type 2 obtained by the chip internal logic on the master clock side is sent to the Ethernet port of the off-chip at an idle MAC downlink port.
  • the correction domain is obtained in the SYNC packet, and the obtained actual transmission time, the actual reception time, and the correction domain of the SYNC packet are grouped, and the packet type is 3, the main The chip internal logic of the clock side will obtain the packet of the packet type 3, which is sent to the off-chip Ethernet port on an idle MAC downstream port.
  • the preset transmission time of the 1588 file is sent by the chip internal logic of the slave clock side to the Delay-req message at the slave clock side. And obtaining, by the slave clock side, the preset transmission time of the obtained De lay-req message, where the packet type is 5, and the internal logic of the chip on the master clock side is obtained by the logic A packet of packet type 5 is sent to the off-chip Ethernet port on an idle MAC downstream port.
  • the actual receiving time of the 1588 ⁇ message is sent by the internal logic of the slave clock side to the delayed response message Delay-res message carrying the actual receiving time of the Delay-req message on the primary clock side. After the text, it is obtained from the Delay-resp message. At this time, the correction domain is obtained in the Delay-res message, and the obtained actual transmission time of the Delay-req message, the actual reception time, and the correction domain in the Delay-resp message are performed.
  • the packet type is 4, and the packet of the packet type 4 obtained by the chip internal logic on the master clock side is sent to the Ethernet port of the off-chip at an idle MAC downlink port. .
  • the delayed response is the Delay-resp when in the P2P (Peer To Peer) mode.
  • the delayed response 4 is the PDe lay-resp text.
  • the received group packets are then collected on a PC (Per sona l Computer, personal computer) using specialized software tools.
  • the received group packets can be collected using the Wi reshark tool and collected.
  • the packet is extracted by the packet, and the data is a preset sending time, an actual sending time, and an actual receiving time of the 1588 packet, specifically, a preset sending time, an actual sending time, and an actual receiving time of the SYNC packet.
  • Step 302 Determine whether the preset sending time and the actual sending time are equal.
  • the extracted data that is, the preset sending time and the actual sending time of the acquired 1588 message are analyzed from the clock side.
  • the preset sending time, the actual sending time, and the actual receiving time in the obtained 1588 message are analyzed to determine the time when the 1588 device has a performance problem, and the 1588 device is implemented. Accurate positioning of performance issues.
  • the data is analyzed, it is required that the master clock and the slave clock are both in the intermittent period, and further, the data analyzed in the intermittent period also needs to be in the intermittent period.
  • the intermittent period refers to a time interval of two RTC adjustments, that is, when the RTC of the master clock side acquired in the packet type 1 is acquired for adjustment, and the adjustment is performed when the RTC is adjusted from the clock side.
  • the interval at which the value is sent the RTC has one on the side of the main clock and the side of the slave clock, as shown in the intermittent period diagram of FIG. 4, and the two RTCs on the master clock side are readjusted to
  • the time (ie, the issued value) is the sum of 8 S
  • the time from the re-adjustment of the two RTCs on the clock side (ie, the issued value) is the interval between the intermittent period and 8 S.
  • Step 303 When the preset sending time and the actual sending time are not equal, determining that the actual sending time is inaccurate;
  • the actual sending time of the SYNC message may be determined to be inaccurate, indicating the actual sending time of the 1588 message.
  • the timestamp value is inaccurate.
  • the performance of the 1588 device can be accurately located. The following process is not required.
  • Step 304 When the preset sending time and the actual sending time are equal, determining that the actual sending time is accurate;
  • the preset sending time of the SYNC file is equal to the actual sending time
  • the actual sending time of the SYNC packet is determined to be accurate, and the timestamp value of the actual sending time of the 1588 packet is accurate.
  • Step 305 When the actual sending time is accurate, calculate a path transmission time in the current working period according to the actual receiving time and the actual sending time.
  • the actual step 306 of the SYNC message in the current working period is calculated according to the actual receiving time of the obtained 1588 message, where the current Obtaining a path transmission time calculated within a working period and a path transmission time calculated within a preset number of working periods before the current working period, and acquiring a maximum path transmission time and a minimum path transmission time;
  • Step 307 Subtract the maximum path transmission time from the minimum path transmission time to obtain a jitter value of the current path transmission time.
  • the jitter value of the path transmission time is a difference of an indeterminate path transmission time that floats within a certain range, which is determined according to steps 305 to 307.
  • a certain range refers to a preset jitter range. .
  • Step 308 Determine whether the calculated jitter value is within a preset jitter range.
  • the preset jitter range is a jitter range consisting of a maximum jitter value and a minimum jitter value in a corresponding preset number of working periods of the current working period, where the preset number is
  • the work cycle can be four work cycles.
  • Step 309 When the corresponding jitter value in the current working period is not within the preset jitter range, It is determined that the actual reception time is not accurate.
  • Step 310 When the corresponding jitter value in the current working period is within a preset jitter range, determine that the actual receiving time is accurate;
  • the corresponding jitter value in the current working period is within the preset jitter range, it may be determined that the actual receiving time of the SYNC message is accurate.
  • CF Correc t ion Field
  • the initial value of CF is 0. If there is no other intermediate device between the main clock and the slave clock, Then, the CF is 0, and if there are other intermediate devices between the master clock and the slave clock, the CF is not 0.
  • the adjustment value sent by the RTC is the difference between the issued value and the local value issued by the RTC on the clock side.
  • the actual sending time of the SYNC message and the actual receiving time of the SYNC message are both correct, the actual sending time of the Delay-req message and the correctness of the actual receiving time are continuously detected.
  • the detection is performed according to the flow of steps 302-307.
  • the 1588>3 ⁇ 4 text is the Delay-req file
  • the sending time is equal, it is determined that the actual sending time of the Delay-req message is correct, and the detection of the actual receiving time of the Delay-req message is continued; when the Delay-req message is preset
  • the sending time and the actual sending time of the Delay-req 4 are not equal, it is determined that the actual sending time of the Delay-req ⁇ message is incorrect.
  • the performance problem of the 1588 device can be located. Carry out the following process.
  • the actual transmission time of the Delay-req packet is correct, it is determined whether the actual reception time of the Delay-req packet and the actual transmission time of the Delay-req packet are in the current working period.
  • the preset jitter range when the corresponding jitter value in the current working period is within the preset jitter range, determining that the actual receiving time of the De 1 ay-req message is accurate; when the current working period If the corresponding jitter value is not within the preset jitter range, it is determined that the actual reception time of the Delay-req is not accurate. In this case, the performance problem of the 1588 device can be located.
  • the method for detecting the performance of the 1588 device determines the accuracy of the actual sending time by comparing the preset sending time of the obtained 1588 packet with the actual sending time, and then when the actual sending time is accurate And obtaining a jitter value of the path transmission time according to the actual receiving time and the actual sending time, and determining the accuracy of the actual receiving time according to whether the determined jitter value is within a preset jitter range.
  • the method provided by the embodiment of the present invention can detect the timestamp value of the 1588 packet, as compared with the method in the prior art that is not specific to detecting the correctness of the timestamp value of the 1588 packet, so that the performance problem of the 1588 device cannot be located. The correctness of the test cycle can be shortened and the performance of the 1588 device can be accurately located.
  • the present invention further provides a device for detecting the performance of the 1588 device.
  • the device includes: an obtaining unit 501, a first determining unit 502, and a first determining unit 503, The second determining unit 504, the calculating unit 505, the obtaining module 506, the obtaining module 507, and the second determining unit 508.
  • the obtaining unit 501 is configured to obtain, according to a current working period, a preset sending time, an actual sending time, and an actual receiving time of the 1588 message;
  • the 1588 ⁇ text can be a SYNC message, a Delay-req ⁇ message, and a Delay-resp Message.
  • the preset transmission time of the 1588 ⁇ file is sent by the chip internal logic on the master clock side before the SYNC message is sent on the master clock side. Obtained on the main clock side;
  • the actual transmission time of the 1588 ⁇ message is obtained by the internal logic of the chip on the master clock side after the SYNC message is sent on the side of the master clock, and is obtained from the SYNC message;
  • the actual reception time of the 1588 ⁇ message is acquired on the slave clock side when the SYNC message is received on the slave clock side by the chip internal logic on the slave clock side.
  • the preset transmission time for the 1588 message is sent by the chip internal logic of the slave clock side to the Delay-req message on the slave clock side. Before the text, obtained from the slave clock side;
  • the actual transmission time of the 1588 ⁇ message is obtained from the Delay-req message after the Delay-req message is sent by the on-chip logic of the slave clock side on the slave clock side;
  • the actual receiving time of the 1588 is transmitted by the internal logic of the slave clock side, and the delayed response message Delay-res carrying the actual receiving time of the Delay-req message is sent on the master clock side. After that, it is obtained from the Delay-res.
  • the first determining unit 502 determines whether the preset sending time and the actual sending time are equal.
  • the first determining unit 503 determines that the actual transmission time is accurate.
  • the first determining unit 503 is further configured to determine that the actual sending time is inaccurate, and the performance problem of the 1588 device may be accurately located.
  • the calculating unit 505 calculates a path transmission time in the current working period according to the actual receiving time and the actual sending time;
  • the second determining unit 508 is configured according to the path transmission time and the current in the current working period. A path transmission time calculated within a preset number of working cycles before the work cycle, obtaining a jitter value of the path transmission time, and determining whether the jitter value is within a preset jitter range;
  • the obtaining module 506 in the second determining unit 508 is configured to calculate the path transmission time calculated in the current working period and a preset number of working periods before the current working period. Path transmission time, get the maximum path transmission time and the minimum path transmission time.
  • the obtaining module 507 subtracts the minimum path transmission time from the maximum path transmission time to obtain a jitter value of the current path transmission time.
  • the preset jitter range is a jitter range composed of a maximum jitter value and a minimum jitter value of the jitter values corresponding to the previous preset number of working periods of the current working period.
  • the second determining unit 505 determines that the actual receiving time is accurate
  • the second determining unit 505 is further configured to determine that the actual receiving time is inaccurate, and the performance problem of the 1588 device may be accurately located.
  • the device needs to detect whether the actual sending time of the SYNC message and the actual receiving time of the SYNC message are accurate.
  • the actual sending time of the text and the actual receiving time of the SYNC packet are accurate, it is detected whether the actual sending time of the Delay-req text and the actual receiving time of the Delay-req text are accurate.
  • the performance of the 1588 device can be located without further testing.
  • the timestamp value is detected to be accurate, the detection is continued or the next duty cycle is detected.
  • the apparatus for detecting the performance of the 1588 device compares the preset sending time of the 1588 packet obtained by the obtaining unit with the actual sending time, and then the determining unit determines the accuracy of the actual sending time.
  • the calculating unit calculates the path transmission time in the current working period according to the actual receiving time and the actual sending time, and then the second determining unit transmits according to the path in the current working period.
  • the path transmission time calculated in a preset number of working cycles before the work cycle, obtaining the jitter value of the path transmission time, and determining whether the jitter value is within the preset jitter range, and the second determining unit determines the actual Receive time accuracy, which allows accurate positioning of performance issues on 1 588 devices.
  • the method provided by the embodiment of the present invention can detect the timestamp value of the 1588 packet compared with the method in the prior art that is not specific to detecting the correctness of the timestamp value of the 1588 file, so that the performance problem of the 1588 device cannot be located. The correctness of the 1588 device can be quickly located to shorten the detection cycle.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Health & Medical Sciences (AREA)
  • Cardiology (AREA)
  • General Health & Medical Sciences (AREA)
  • Environmental & Geological Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

La présente invention porte sur un procédé et un dispositif de détection de performance d'équipement 1588, qui concerne le domaine des technologies de communication. La présente invention peut détecter l'exactitude d'une valeur d'estampille temporelle d'un message 1588, de manière à localiser les problèmes de performance d'équipement 1588. Le procédé consiste à : obtenir un instant d'envoi prédéfini, un instant d'envoi réel et un instant de réception réel du message 1588; si l'instant d'envoi prédéfini est égal à l'instant d'envoi réel, déterminer que l'instant d'envoi réel est précis; obtenir une valeur de gigue d'un temps de transmission sur itinéraire; et si la valeur de gigue correspondant au cycle de travail courant est comprise dans une plage de gigue prédéfinie, déterminer que l'instant de réception réel est précis. La présente invention est appropriée pour localiser les problèmes de performance de l'équipement 1588.
PCT/CN2011/076204 2011-06-23 2011-06-23 Procédé et dispositif de détection de performance d'équipement 1588 WO2012103702A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/CN2011/076204 WO2012103702A1 (fr) 2011-06-23 2011-06-23 Procédé et dispositif de détection de performance d'équipement 1588
CN201180000784.2A CN102232278B (zh) 2011-06-23 2011-06-23 检测1588设备性能的方法及装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2011/076204 WO2012103702A1 (fr) 2011-06-23 2011-06-23 Procédé et dispositif de détection de performance d'équipement 1588

Publications (1)

Publication Number Publication Date
WO2012103702A1 true WO2012103702A1 (fr) 2012-08-09

Family

ID=44844477

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2011/076204 WO2012103702A1 (fr) 2011-06-23 2011-06-23 Procédé et dispositif de détection de performance d'équipement 1588

Country Status (2)

Country Link
CN (1) CN102232278B (fr)
WO (1) WO2012103702A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103139002B (zh) * 2011-11-30 2017-12-29 中兴通讯股份有限公司 网元间的1588时间误差检测方法及装置
CN103457790B (zh) * 2013-08-16 2016-09-21 北京华为数字技术有限公司 一种时戳的标记方法及时戳的检测方法、装置和系统
CN103647615B (zh) * 2013-12-05 2016-05-25 华为技术有限公司 报文传输过程中延迟抖动消除方法及装置
CN104270217B (zh) * 2014-09-19 2018-09-14 国家电网公司 一种实现增强时间同步过程中链路延时容错性的方法
CN104852827A (zh) * 2015-04-16 2015-08-19 国网电力科学研究院 Ptp时钟的攻击测试方法及系统
CN105610727B (zh) * 2015-11-06 2019-02-12 瑞斯康达科技发展股份有限公司 一种网络数据传输方法及装置
CN105450467B (zh) * 2015-11-11 2020-06-12 腾讯科技（深圳）有限公司 监控方法、接入机以及业务服务器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101447861A (zh) * 2008-12-29 2009-06-03 中兴通讯股份有限公司 Ieee 1588时间同步系统及其实现方法
CN101455014A (zh) * 2006-02-22 2009-06-10 西门子企业通讯有限责任两合公司 传送所发送的或者所接收的消息的发送时间信息或者接收时间信息的方法和装置
CN101931481A (zh) * 2010-08-30 2010-12-29 新邮通信设备有限公司 一种ieee 1588时钟输出装置和方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100421395C (zh) * 2005-09-19 2008-09-24 华为技术有限公司 一种基于弹性分组环的获取链路评价参数的方法
US20070147435A1 (en) * 2005-12-23 2007-06-28 Bruce Hamilton Removing delay fluctuation in network time synchronization
CN101729180A (zh) * 2008-10-21 2010-06-09 华为技术有限公司 精准时钟同步方法及系统、精准时钟频率/时间同步装置
CN102098205B (zh) * 2009-12-10 2014-12-31 中兴通讯股份有限公司 一种宽带电力线节点的时钟同步方法及系统
CN101834685B (zh) * 2010-04-16 2013-03-27 华为技术有限公司 1588报文提取处理方法及设备
CN102104475B (zh) * 2011-01-31 2013-07-03 上海交通大学 基于ieee1588的同步系统及其同步方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101455014A (zh) * 2006-02-22 2009-06-10 西门子企业通讯有限责任两合公司 传送所发送的或者所接收的消息的发送时间信息或者接收时间信息的方法和装置
CN101447861A (zh) * 2008-12-29 2009-06-03 中兴通讯股份有限公司 Ieee 1588时间同步系统及其实现方法
CN101931481A (zh) * 2010-08-30 2010-12-29 新邮通信设备有限公司 一种ieee 1588时钟输出装置和方法

Also Published As

Publication number Publication date
CN102232278A (zh) 2011-11-02
CN102232278B (zh) 2013-09-11

Similar Documents

Publication Publication Date Title
WO2012103702A1 (fr) Procédé et dispositif de détection de performance d'équipement 1588
US8730868B2 (en) Network node, time synchronization method and network system
EP2770678A1 (fr) Procédé et système de synchronisation d'horloges dans un protocole 1588-2008
US9256247B2 (en) Method and apparatus for communicating time information between time aware devices
US9923656B2 (en) Methods, systems, and computer readable media for testing recovered clock quality
US9673970B1 (en) Methods and systems for estimating frequency synchronization accuracy
US9548831B2 (en) Synchronizing system, synchronizing method, first synchronizing device, second synchronizing device, and computer program
WO2017101528A1 (fr) Procédé et dispositif de commutation de liaison d'horloge, et station de base
US8731036B2 (en) Packet filter-based clock synchronization system, apparatus, and method, and program thereof
CN104836630B (zh) Ieee1588时钟同步系统及其实现方法
WO2015116980A1 (fr) Estimation et étalonnage de décalage d'horloge réseau
Exel Mitigation of asymmetric link delays in IEEE 1588 clock synchronization systems
US9167545B2 (en) Receiver, method of calculating time difference, and program
WO2013023530A1 (fr) Procédé et dispositif de mise en œuvre pour détecter automatiquement un retard de temps asymétrique d'une liaison 1588
WO2008019568A1 (fr) Procédé et appareil destinés à effectuer une synchronisation parmi les stations de base voisines d'un système de communication sans fil
WO2010115357A1 (fr) Procédé et système de correction d'horloge pour une station de base sans fil dans un réseau à protocole internet (ip)
WO2017054554A1 (fr) Procédé de synchronisation d'horloge, dispositif, appareil de communication
CN104579623B (zh) 一种电力系统二次设备网络对时系统及方法
WO2010072176A1 (fr) Procédé, équipement et système de synchronisation d'horloge
WO2018099375A1 (fr) Procédé de synchronisation, dispositif de synchronisation, appareil de synchronisation et système de communication
CN109379160A (zh) 一种时钟校准服务器及方法
WO2005002100A1 (fr) Synchronisation de haute precision du signal d'horloge dans un reseau
US9065748B2 (en) Symmetrical latency with TDM circuit emulated service
Mahmood et al. Timestamping for IEEE 1588 based clock synchronization in wireless LAN
EP3420655B1 (fr) Procédés et systèmes d'estimation de précision de synchronisation de fréquence

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201180000784.2

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11857605

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11857605

Country of ref document: EP

Kind code of ref document: A1