WO2011016647A3 - Générateur d'horloge à spectre étalé - Google Patents

Générateur d'horloge à spectre étalé Download PDF

Info

Publication number
WO2011016647A3
WO2011016647A3 PCT/KR2010/005000 KR2010005000W WO2011016647A3 WO 2011016647 A3 WO2011016647 A3 WO 2011016647A3 KR 2010005000 W KR2010005000 W KR 2010005000W WO 2011016647 A3 WO2011016647 A3 WO 2011016647A3
Authority
WO
WIPO (PCT)
Prior art keywords
spread
clock generator
spectrum clock
present
frequency
Prior art date
Application number
PCT/KR2010/005000
Other languages
English (en)
Korean (ko)
Other versions
WO2011016647A2 (fr
Inventor
한대근
문용환
Original Assignee
(주)실리콘웍스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by (주)실리콘웍스 filed Critical (주)실리콘웍스
Publication of WO2011016647A2 publication Critical patent/WO2011016647A2/fr
Publication of WO2011016647A3 publication Critical patent/WO2011016647A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B23/00—Generation of oscillations periodically swept over a predetermined frequency range
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

La présente invention concerne une technique de conception d'un générateur d'horloge à spectre étalé. Plutôt que d'utiliser un synthétiseur de fréquence sigma-delta classique ou un système de modulation de fréquence analogique, le générateur d'horloge à spectre étalé selon la présente invention comprend un détecteur de fréquence de phase (PFD), une pompe à charge (CP), un filtre à boucle et un oscillateur, dont la fréquence est ajustée par un signal de tension analogique et un signal numérique à N-bit. Selon la présente invention, le générateur d'horloge à spectre étalé peut être produit facilement et présente l'avantage que le rapport de modulation de fréquence est insensible à la tension de puissance et aux variations de la température périphérique (PVT) et du traitement.
PCT/KR2010/005000 2009-08-06 2010-07-29 Générateur d'horloge à spectre étalé WO2011016647A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020090072286A KR101135872B1 (ko) 2009-08-06 2009-08-06 스프레드 스펙트럼 클럭 발생기
KR10-2009-0072286 2009-08-06

Publications (2)

Publication Number Publication Date
WO2011016647A2 WO2011016647A2 (fr) 2011-02-10
WO2011016647A3 true WO2011016647A3 (fr) 2011-04-21

Family

ID=43544766

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2010/005000 WO2011016647A2 (fr) 2009-08-06 2010-07-29 Générateur d'horloge à spectre étalé

Country Status (2)

Country Link
KR (1) KR101135872B1 (fr)
WO (1) WO2011016647A2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108616273A (zh) * 2018-06-07 2018-10-02 深圳市比创达电子科技有限公司 一种能够减小emi的时钟扩频电路
KR102601877B1 (ko) * 2023-05-25 2023-11-13 서울과학기술대학교 산학협력단 디지털 클럭 데이터 복원 장치 및 방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1289150A1 (fr) * 2001-08-24 2003-03-05 STMicroelectronics S.r.l. Procédé de génération d'un signal de fréquence variable, par exemple pour étaler le spectre d'un signal d'horloge, et appareil correspondant
JP2006217642A (ja) * 1993-11-29 2006-08-17 Lexmark Internatl Inc 拡大スペクトル・クロック生成器及び関連方法
KR100792042B1 (ko) * 2007-05-30 2008-01-04 인하대학교 산학협력단 확산 스펙트럼 클럭 발생기

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535545B1 (en) * 1999-10-15 2003-03-18 Rf Waves Ltd. RF modem utilizing saw resonator and correlator and communications transceiver constructed therefrom

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006217642A (ja) * 1993-11-29 2006-08-17 Lexmark Internatl Inc 拡大スペクトル・クロック生成器及び関連方法
EP1289150A1 (fr) * 2001-08-24 2003-03-05 STMicroelectronics S.r.l. Procédé de génération d'un signal de fréquence variable, par exemple pour étaler le spectre d'un signal d'horloge, et appareil correspondant
KR100792042B1 (ko) * 2007-05-30 2008-01-04 인하대학교 산학협력단 확산 스펙트럼 클럭 발생기

Also Published As

Publication number Publication date
KR20110014769A (ko) 2011-02-14
WO2011016647A2 (fr) 2011-02-10
KR101135872B1 (ko) 2012-04-19

Similar Documents

Publication Publication Date Title
TW200713829A (en) Delay cell of voltage controlled delay line using digital and analog control scheme
WO2009124145A3 (fr) Architectures pll fractionnaires et d’entier
GB0906418D0 (en) Digital phase-locked loop architecture
JP2008157971A5 (fr)
WO2007079098A3 (fr) Nouveau procede de synthese de frequence pour commutation rapide
WO2013060608A3 (fr) Compensation de température dans une boucle à verrouillage de phase (pll)
ATE358911T1 (de) Verfahren und system zur jitter-kompensation
WO2008142268A3 (fr) Dispositif d'extraction d'horloge a asservissement numérique de phase sans réglage externe
TW200629712A (en) Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof
IN2014CN00291A (fr)
WO2006001952A3 (fr) Boucle à phase asservie à faible consommation d'énergie et à faible gigue temporelle, et procédé associé
TW200612668A (en) Clock generator and data recovery circuit
TW200746644A (en) Clock generator with variable delay clock and method thereof
WO2009073580A3 (fr) Boucle numérique à verrouillage de phase fonctionnant sur la base de phases d'entrée et de sortie fractionnaires
WO2013076470A3 (fr) Générateur d'horloge
WO2008078512A1 (fr) Circuit pll et dispositif à disque
MX2009007648A (es) Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores.
GB2491507A (en) Digital frequency locked loop
KR20150007728A (ko) 완전 디지털 위상 고정 루프 회로, 반도체 장치 및 휴대 정보 기기
TW200727591A (en) Phase lock loop (PLL) for rapid lock-in
WO2008054706A3 (fr) Boucle d'asservissement de phase et méthode de compensation de sa température
TW200729736A (en) Clock distribution circuit and method thereof
WO2011016647A3 (fr) Générateur d'horloge à spectre étalé
TW200709571A (en) Fractional frequency synthesizer and phase-locked loop utilizing fractional frequency synthesizer and method thereof
TW200616342A (en) Automatically calibrated frequency-synthesis apparatus

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10806621

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10806621

Country of ref document: EP

Kind code of ref document: A2