WO2009078672A2 - Hetero-junction silicon solar cell and fabrication method thereof - Google Patents

Hetero-junction silicon solar cell and fabrication method thereof Download PDF

Info

Publication number
WO2009078672A2
WO2009078672A2 PCT/KR2008/007495 KR2008007495W WO2009078672A2 WO 2009078672 A2 WO2009078672 A2 WO 2009078672A2 KR 2008007495 W KR2008007495 W KR 2008007495W WO 2009078672 A2 WO2009078672 A2 WO 2009078672A2
Authority
WO
WIPO (PCT)
Prior art keywords
solar cell
hetero
junction
silicon substrate
silicon solar
Prior art date
Application number
PCT/KR2008/007495
Other languages
French (fr)
Other versions
WO2009078672A3 (en
Inventor
Ji-Hoon Ko
Young-Joo Eo
Jin-Ah Kim
Ju-Hwan Yun
Il-Hyoung Jung
Jong-Hwan Kim
Original Assignee
Lg Electronics Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lg Electronics Inc. filed Critical Lg Electronics Inc.
Priority to JP2010521800A priority Critical patent/JP2010537423A/en
Priority to CN200880111068A priority patent/CN101821857A/en
Priority to EP08862900A priority patent/EP2198462A4/en
Publication of WO2009078672A2 publication Critical patent/WO2009078672A2/en
Publication of WO2009078672A3 publication Critical patent/WO2009078672A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/0224—Electrodes
    • H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
    • H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/547—Monocrystalline silicon PV cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a hetero-junction silicon solar cell and a fabrication method thereof. More specifically, the present invention relates to a hetero-junction silicon solar cell and a fabrication method thereof, which forms a pn junction of a crystalline silicon substrate and a passivation layer doped with impurities so as to minimize a recombination of electrons and holes, making it possible to maximize efficiency of the hetero-junction silicon solar cell.
  • a solar cell which is an apparatus converting light energy into electric energy using a photovoltaic effect, is classified into a silicon solar cell, a thin film solar cell, a dye- sensitized solar cell, an organic polymer solar sell, and the like according to constituent materials.
  • the solar cell is independently used as a main power supply for an electronic clock, a radio, an unmanned lighthouse, an artificial satellite, a rocket, and the like and as an auxiliary power supply by being connected to a commercial alternating power supply. Recently, there is much growing interest into solar cells due to an increased need of alternate energy.
  • a solar cell using sunlight can be sorted into a homo-junction silicon solar cell and a hetero-junction silicon solar cell according to characteristics of a p region and an n region, which are used for a p-n junction.
  • the hetero- junction silicon solar cell has different crystal structures or a structure where different materials are bonded.
  • FIG. 1 is a cross-sectional view schematically showing a hetero-junction silicon solar cell according to the related art, wherein it shows a basic structure of a conventional hetero-junction silicon solar cell.
  • the conventional hetero-junction silicon solar cell is an amorphous/crystalline pn diode structure where an amorphous silicon (a-Si) layer 113 as an emitter is deposited on a crystalline silicon (c-Si) substrate 111 as a base by using a plasma chemical vapor deposition (PECVD), wherein the front surface of the amorphous/crystalline pn diode structure is formed with a transparent conductive oxide (TCO) 115 and a rear surface thereof is formed with a lower electrode 117 made of aluminum (Al) and the like.
  • PECVD plasma chemical vapor deposition
  • the amorphous/crystalline hetero-junction silicon solar cell as shown in FIG. 1 can be manufactured at lower temperature and has higher open voltage, as compared to a conventional diffusion-type crystalline silicon solar cell, it is drawing significant interest.
  • the structure of the amorphous/ crystalline np hetero-junction silicon solar cell in which an n-type amorphous silicon layer is deposited on a p-type crystalline silicon substrate has a problem of lower efficiency as compared to the amorphous/crystalline pn hetero-junction silicon solar cell in which the p-type amorphous silicon layer is deposited on the n-type crystalline silicon substrate that is described with reference to FIG. 1.
  • the fabrication of the amorphous/crystalline hetero-junction solar silicon cell requires many vacuum deposition apparatuses as compared to the fabrication of the conventional diffusion-type crystalline silicon solar cell, there are problems in that fabrication time is long and fabricating cost is high. Disclosure of Invention
  • a hetero- junction solar cell comprising: a crystalline silicon substrate; and a passivation layer that is formed on the crystalline silicon substrate and is doped with impurities.
  • the crystalline silicon substrate may be a p-type crystalline silicon substrate and the impurity is an n-type impurity.
  • the crystalline silicon substrate may be an n-type crystalline silicon substrate and the impurity is a p-type impurity.
  • the passivation layer silicon may include at least one selected from a group consisting of silicon oxide (SiO 2 ), silicon carbide (SiC), silicon nitride (SiN x ), and intrinsic amorphous silicon.
  • a lower surface of the crystalline silicon substrate may be formed with a texturing structure.
  • the hetero-junction silicon solar cell may further comprise: an electric field forming layer formed on a lower portion of the crystalline silicon substrate; and a lower electrode formed on the lower portion of the electric field forming layer.
  • the hetero-junction silicon solar cell may further comprise an anti-reflection layer formed on the upper portion of the passivation layer.
  • the hetero-junction silicon solar cell may be formed with a doped region on the upper portion of the passivation layer and be formed with an undoped region on the upper portion of the crystalline silicon substrate .
  • the doping concentration of the upper portion of the passivation layer may be higher than that of the upper portion of the crystalline silicon substrate in the hetero-junction silicon solar cell.
  • a fabrication method of a hetero-junction silicon solar cell comprising: (a) forming a passivation layer on an upper surface of a crystalline silicon substrate; and (b) doping a passivation layer with an impurity so as to form a junction between the crystalline silicon substrate and the passivation layer.
  • the crystalline silicon substrate may be a p-type crystalline silicon substrate and the impurity may be an n-type impurity.
  • the crystalline silicon substrate may be an n-type crystalline silicon substrate and the impurity is a p-type impurity.
  • the doping may be performed by a diffusion method that introuducs the crystalline silicon substrate on which the passivation layer is deposited into a furnace and injects the impurity into the inside of the furnace in the step (b).
  • the passivation layer silicon may include at least one seletcted from a group consisting of silicon oxide (SiO 2 ), silicon carbide (SiC), silicon nitride (SiN x ), and intrinsic amorphous silicon in the step (a).
  • the fabrication method of the hetero-junction silicon solar cell may further comprise the step of forming a texturing structure on a lower surface of the crystalline silicon substrate before the step (a).
  • the fabrication method of the hetero-junction silicon solar cell may further comprise:
  • step (c) forming an anti-reflection layer on an upper portion of the passivation layer after the step (b).
  • the fabrication method of the hetero-junction silicon solar cell may further comprise: forming an upper electrode on the upper portion of the anti-reflection layer and forming a lower electrode on the lower portion of the crystalline silicon substrate after the step (C); and forming an electric field forming layer at a portion of the lower electrode where it contacts a lower surface of the crystalline silicon substrate by performing heat treatment.
  • the crystalline silicon substrate and the passivation layer doped with impurities form the pn-junction, such that a defect of a pn interface is minimized and thus the recombination of electrons and holes is minimized, making it possible to maximize the efficiency of the hetero-junction silicon solar cell.
  • the present invention can obtain high open voltage that is an advantage of the hetero-junction silicon solar cell and high short-circuit current, filling ratio, rapid process time, and low fabrication costs that are advantages of the conventional diffusion-type silicon solar cell, by using the diffusion method that is used for the conventional diffusion- type silicon solar cell in fabricating the hetero-junction silicon solar cell as it is.
  • FIG. 1 is a cross-sectional view schematically showing a basic structure of a hetero- junction silicon solar cell of the related art
  • FIG. 2 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to one embodiment of the present invention
  • FIG. 3 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to another embodiment of the present invention.
  • FIGS. 4 to 9 are views showing a process of manufacturing a hetero-junction silicon solar cell of FIG. 2. Best Mode for Carrying Out the Invention
  • FIG. 2 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to one embodiment of the present invention.
  • the hetero-junction silicon solar cell 200 of the present invention comprises a p-type crystalline silicon substrate 201 on which a passivation layer 203, an anti-reflection layer 205, and an upper electrode 209 are sequentially formed and the substrate 201 under which a texturing structure 206, an electric field forming layer (BSF) 207, and a lower electrode 208 are sequentially formed.
  • the hetero-junction silicon solar cell 200 is an amorphous/crystalline np hetero- junction structure and includes a passivation layer 203 that serves as an n-type amorphous silicon layer deposited on a p-type crystalline silicon substrate 201. Meanwhile, the hetero-junction silicon solar cell 200 does not include the n-type amorphous silicon layer separately but forms a pn junction by using the passivation layer 203 doped with an n-type dopant. The doping of the passivation layer 203 will be described in detail below.
  • the passivation layer 203 is a layer that prevents the recombination of electrons and holes at an interface between the amorphous silicon and the crystalline silicon as much as possible.
  • the passivation layer 203 serves as the n-type amorphous silicon layer in itself and at the same time, as a protective layer at an interface with the p-type crystalline silicon substrate 201, thereby minimizing defects that can occur at the interface of the pn junction and preventing the recombination of electrons and holes as much as possible.
  • the upper portion of the passivation layer 203 is formed with a doped region and the upper portion of the crystalline silicon substrate 201 is formed with an undoped region.
  • the passivation layer 203 can be deposited on the p-type crystalline silicon substrate
  • the passivation layer 203 can serve as a double anti-reflection layer together with the anti-reflection layer 205 due to material characteristics to be described later.
  • the material of the passivation layer 203 is a material capable of minimizing defects being recombination causes of electrons and holes by protecting the surface of the p-type crystalline silicon substrate 201.
  • These materials may for example include silicon oxide (SiO 2 ), silicon carbide (SiC), silicon nitride (SiN x ), or intrinsic amorphous silicon, and the like.
  • the passivation layer 203 which has the above-mentioned materials and is doped with an n-type dopant, serves as the n-type amorphous silicon layer, such that its serial resistance is reduced as compared to the amorphous silicon layer of the conventional hetero-junction silicon solar cell, thereby increasing stability and reproducibility of the hetero-junction silicon solar cell 200.
  • the anti-reflection layer 205 is a layer that minimizes reflection of sunlight incident from the upper portion of the hetero-junction silicon solar cell 200. Further, the anti- reflection layer 205 minimizes the recombination of electrons generated by sunlight in the passivation layer 203 that serves as the n-type amorphous silicon layer and transmits the recombined electrons to an upper electrode 209. Thereby, both of the passivation layer 203 and the anti-reflection layer 205 minimize the recombination of electrons, making it possible to maximize the efficiency of the solar cell. Further, as described above, the passivation layer 203 and the anti-reflection layer 205 serve as the double anti-reflection layer, making it possible to further maximize the efficiency of the solar cell.
  • the anti-reflection layer 205 may be formed by using materials, such as SiN x and the like. As the preparation method, a plasma chemical vapor deposition method (PECVD) etc. can be used. At this time, it is preferable that the anti-reflection layer is deposited at about 100 nm.
  • PECVD plasma chemical vapor deposition method
  • the texturing structure 206 is formed on a lower surface of the p-type crystalline silicon substrate 201. This can be formed by performing a surface treatment on the lower surface of the p-type crystalline silicon substrate 201 using a technology known in art, such as etching and the like.
  • the texturing structure 206 performs a function that lowers reflectivity of sunlight incident on the hetero-junction silicon solar cell 200 and helps collect the sunlight.
  • the shape of the texturing structure may be a pyramidal shape, a squared honeycomb shape, and a triangular honeycomb shape and the like.
  • the electric field forming layer 207 allows the lower electrode 208 to serve as an impurity at a lower surface of the crystalline silicon substrate 201 and convert the lower surface of the substrate 201 into a P++ type, such that the p++ layer minimizes the recombination of electrons generated by light on the lower surface of the substrate 201, making it possible to increase the efficiency of the solar cell.
  • the electric field forming layer 207 can be obtained by printing the lower electrode 208 on the lower surface of the crystalline silicon substrate 201 and performing a heat treatment thereon. This will be described in detail below.
  • the hetero-junction silicon solar cell 200 of the present invention allows the passivation layer 203 to serve as the n-type amorphous silicon layer at the pn junction and to serve as the protective layer at the interface between the crystalline silicon and the amorphous silicon, thereby minimizing the defects. As a result, the recombination of electrons and holes is minimized, making it possible to increase the efficiency of the solar cell.
  • the passivation layer 203 serves as the double anti-reflection layer together with the anti-reflection layer 205, thereby minimizing the reflection of sunlight incident on the solar cell 200 and further increasing the efficiency of the solar cell.
  • the reflection of sunlight is also minimized by the texturing structure 206 and the recombination of electrons is also minimized by the electric field forming layer 207, making it possible to maximize the efficiency of the hetero-junction silicon solar cell 200.
  • FIG. 3 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to another embodiment of the present invention.
  • a hetero-junction silicon solar cell 300 of FIG. 3 substantially has the same structure as the hetero-junction silicon solar cell 200 of FIG. 4. However, there is a difference in a configuration between the hetero-junction silicon solar cell of FIG. 3 and the hetero- junction silicon solar cell of FIG. 4 in that a substrate 301 is the n-type crystalline silicon and a passivation layer 303 is doped with a p-type dopant to function as the p- type amorphous silicon layer, thereby forming the np junction.
  • a passivation layer 303 serves as the p- type amorphous silicon layer forming the np junction and as the protective layer, thereby minimizing the recombination of electrons and holes.
  • the efficiency of the hetero-junction silicon solar cell 200 and the hetero-junction silicon solar cell 300 are the same and if necessary, they can selectively be implemented.
  • FIGS. 4 to 9 are a view describing processes of manufacturing a hetero-junction silicon solar cell 200 of FIG. 2. Hereinafter, a fabrication process of the hetero-junction silicon solar cell 200 will be described with reference to FIGS. 4 to 9.
  • the texturing structure 206 is processed to form the texturing structure 206.
  • a technology known in the art such as an etching and the like can be used and the type of the texturing structure 206 can be formed in various forms such as a pyramidal shape or a squared honeycomb shape and the like.
  • the passivation layer 203 is formed on the upper surface of the p-type crystalline silicon substrate 201.
  • the formation of the passivation layer 203 can be performed by using a deposition method known in art, such as a plasma chemical vapor deposition method (PECVD) and the like.
  • the material of the passivation layer 203 may include silicon oxide (SiO 2 ), silicon carbide (SiC), silicon nitride (SiN x ), or intrinsic amorphous silicon, and the like as described above. It is preferable that the deposition is formed at a thickness of several nm to several tens nm by considering a function as the double anti-reflection layer of the passivation layer 203.
  • the passivation layer 203 for forming the pn junction is doped with an n-type dopant. This is performed by doping the passivation layer 203 with the n-type impurity (for example, pentavalent phosphorus (P)) and converting the passivation layer 203 into an n-type layer.
  • the n-type impurity for example, pentavalent phosphorus (P)
  • the diffusion method can use a method of introducing the p-type crystalline silicon substrate 201 on which the passivation layer 203 is deposited into a high- temperature furnace and injecting the n-type impurity (for example, POCl 3 ) into the inside of the furnace at 850°C and doping it. Further, the n-type impurity is directly injected into the passivation layer 203 by using an ion implantation method, making it possible to obtain the passivation layer 203 doped with an n-type dopant.
  • the n-type impurity for example, POCl 3
  • the diffusion method that is used for the fabrication of the conventional diffusion- type silicon solar cell that is, the diffusion method that forms the n+ type emitter by doping the n-type impurity (for example, pentavalent phosphorous (P)) at higher concentration than the p-type impurity (for example, trivalent boron (B)) included in the p- type silicon substrate can be used as it is, making it possible to obtain high short-circuit current and filling ratio, rapid process time, low fabricating cost, and the like, which are advantages of the conventional diffusion-type silicon solar cell.
  • the n-type impurity for example, pentavalent phosphorous (P)
  • P pentavalent phosphorous
  • B trivalent boron
  • an unnecessary oxide layer can occur, such that such an unnecessary oxide layer is removed by the etching and the like and there may be further perform an edge isolation process that arranges the edges, as shown in FIG. 7.
  • a technology known in art such as a wet etching method using a fluoric acid solution and the like can be performed.
  • the anti-reflection layer 205 is formed on the passivation layer 203.
  • the anti-reflection layer 205 can be deposited using the chemical vapor deposition method (PECVD) and the like and use the materials, such as silicon nitride (SiN x )and the like. It is preferable that the thickness of the anti-reflection layer is about 100 nm.
  • the upper electrode 209 and the lower electrode 208 are formed and then subjected to heat treatment to form the electric field forming layer 207.
  • the upper electrode 209 can be formed using a material such as silver (Ag) and the like.
  • the method of forming the upper electrode can use a screen printing method and the like.
  • the upper electrode 209 is subjected to heat treatment such that it penetrates through the anti-reflection layer 205 to form the electrical contact with the passivation layer 203 that serves as the n-type amorphous silicon layer. It is preferable that the thickness of forming the upper electrode 209 is about 15 ⁇ m.
  • the lower electrode 208 can be formed using a material such as aluminum (Al) and can be also formed using a screen printing method.
  • the electric field forming layer 207 is formed at a portion of the lower electrode 208 where it contacts the lower surface of the p-type crystalline silicon substrate 201.
  • the electric field forming layer 207 reduces the rear surface recombination of electrons generated by sunlight, thereby increasing the efficiency of the solar cell. It is preferable that the thickness of forming the lower electrode 208 is about 20 to 30 ⁇ m.
  • the fabrication of the hetero-junction silicon solar cell 300 of FIG. 3 is different from the fabrication process of the hetero-junction silicon solar cell 200 described with reference to FIGS. 4 to 9 in that the n-type crystalline silicon substrate 301 is used instead of the p-type crystalline silicon substrate 201 and the passivation layer 303 with a p-type dopant is used instead of doping the passivation layer 203 with an n-type dopant.
  • these fabrication processes are substantially identical to each other.
  • the fabrication process of the hetero-junction silicon solar cell 300 of the present invention can use the diffusion method that is used for the fabrication of the conventional diffusion-type silicon solar cell as it is, such that it can obtain high short- circuit current, filling ratio, rapid process time, and low fabrication costs that are advantages of the hetero-junction silicon solar cell of the related art.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Energy (AREA)
  • Manufacturing & Machinery (AREA)
  • Sustainable Development (AREA)
  • Photovoltaic Devices (AREA)

Abstract

Disclosed are a hetero-junction silicon solar cell and a fabrication method thereof. The hetero-junction silicon solar cell according to the present invention forms a pn junction of a crystalline silicon substrate and a passivation layer doped with impurities so as to minimize a recombination of electrons and holes, making it possible to maximize efficiency of the hetero-junction silicon solar cell. The present invention provides a hetero-junction silicon solar cell comprising a crystalline silicon substrate and a passivation layer that is formed on the crystalline silicon substrate and is doped with impurities.

Description

Description
HETERO-JUNCTION SILICON SOLAR CELL AND FABRICATION METHOD THEREOF
Technical Field
[1] The present invention relates to a hetero-junction silicon solar cell and a fabrication method thereof. More specifically, the present invention relates to a hetero-junction silicon solar cell and a fabrication method thereof, which forms a pn junction of a crystalline silicon substrate and a passivation layer doped with impurities so as to minimize a recombination of electrons and holes, making it possible to maximize efficiency of the hetero-junction silicon solar cell. Background Art
[2] In recent years, new forms of renewable energy are of much interest due to problems, such as rising oil prices, global warming, exhaustion of fossil energy, nuclear waste disposal, position selection involved in construction of a new power plant and the like. Among others, research and development into solar cells, which is a pollution-free energy source, has actively been progressed.
[3] A solar cell, which is an apparatus converting light energy into electric energy using a photovoltaic effect, is classified into a silicon solar cell, a thin film solar cell, a dye- sensitized solar cell, an organic polymer solar sell, and the like according to constituent materials. The solar cell is independently used as a main power supply for an electronic clock, a radio, an unmanned lighthouse, an artificial satellite, a rocket, and the like and as an auxiliary power supply by being connected to a commercial alternating power supply. Recently, there is much growing interest into solar cells due to an increased need of alternate energy.
[4] In such a solar cell, it is important to increase conversion efficiency associated with the proportion of incident sunlight that is converted into electric energy. Various studies have been made so as to increase the conversion efficiency. Also, technology development to increase the conversion efficiency has actively been progressed by including a thin film having a high light absorption coefficient in a solar cell.
[5] Meanwhile, a solar cell using sunlight can be sorted into a homo-junction silicon solar cell and a hetero-junction silicon solar cell according to characteristics of a p region and an n region, which are used for a p-n junction. Among them, the hetero- junction silicon solar cell has different crystal structures or a structure where different materials are bonded.
[6] FIG. 1 is a cross-sectional view schematically showing a hetero-junction silicon solar cell according to the related art, wherein it shows a basic structure of a conventional hetero-junction silicon solar cell.
[7] Referring to FIG. 1, the conventional hetero-junction silicon solar cell is an amorphous/crystalline pn diode structure where an amorphous silicon (a-Si) layer 113 as an emitter is deposited on a crystalline silicon (c-Si) substrate 111 as a base by using a plasma chemical vapor deposition (PECVD), wherein the front surface of the amorphous/crystalline pn diode structure is formed with a transparent conductive oxide (TCO) 115 and a rear surface thereof is formed with a lower electrode 117 made of aluminum (Al) and the like.
[8] Since the amorphous/crystalline hetero-junction silicon solar cell as shown in FIG. 1 can be manufactured at lower temperature and has higher open voltage, as compared to a conventional diffusion-type crystalline silicon solar cell, it is drawing significant interest.
[9] However, in the hetero-junction silicon solar cell, the structure of the amorphous/ crystalline np hetero-junction silicon solar cell in which an n-type amorphous silicon layer is deposited on a p-type crystalline silicon substrate has a problem of lower efficiency as compared to the amorphous/crystalline pn hetero-junction silicon solar cell in which the p-type amorphous silicon layer is deposited on the n-type crystalline silicon substrate that is described with reference to FIG. 1. Further, since the fabrication of the amorphous/crystalline hetero-junction solar silicon cell requires many vacuum deposition apparatuses as compared to the fabrication of the conventional diffusion-type crystalline silicon solar cell, there are problems in that fabrication time is long and fabricating cost is high. Disclosure of Invention
Technical Problem
[10] Therefore, it is an object of the present invention to provide a hetero-junction silicon solar cell, which forms a pn junction of a crystalline silicon substrate and an impurity- doped passivation layer so as to minimize a recombination of electrons and holes, making it possible to maximize efficiency of the hetero-junction silicon solar cell.
[11] It is another object of the present invention to provide a fabrication method of a hetero-junction silicon solar cell, which can obtain high open voltage that is an advantage of the hetero-junction silicon solar cell and can obtain high short-circuit current, filling ratio, rapid process time, and low fabrication costs that are advantages of the conventional diffusion-type silicon solar cell, by using a diffusion method that is used for the conventional diffusion-type silicon solar cell in fabricating the hetero- junction silicon solar cell as it is. Technical Solution
[12] In accordance with an aspect of the present invention, there is provided a hetero- junction solar cell comprising: a crystalline silicon substrate; and a passivation layer that is formed on the crystalline silicon substrate and is doped with impurities.
[13] The crystalline silicon substrate may be a p-type crystalline silicon substrate and the impurity is an n-type impurity.
[14] The crystalline silicon substrate may be an n-type crystalline silicon substrate and the impurity is a p-type impurity.
[15] The passivation layer silicon may include at least one selected from a group consisting of silicon oxide (SiO2), silicon carbide (SiC), silicon nitride (SiNx), and intrinsic amorphous silicon.
[16] A lower surface of the crystalline silicon substrate may be formed with a texturing structure.
[17] The hetero-junction silicon solar cell may further comprise: an electric field forming layer formed on a lower portion of the crystalline silicon substrate; and a lower electrode formed on the lower portion of the electric field forming layer.
[18] The hetero-junction silicon solar cell may further comprise an anti-reflection layer formed on the upper portion of the passivation layer.
[19] The hetero-junction silicon solar cell may be formed with a doped region on the upper portion of the passivation layer and be formed with an undoped region on the upper portion of the crystalline silicon substrate .
[20] The doping concentration of the upper portion of the passivation layer may be higher than that of the upper portion of the crystalline silicon substrate in the hetero-junction silicon solar cell.
[21] In accordance with another aspect of the present invention, there is provided a fabrication method of a hetero-junction silicon solar cell comprising: (a) forming a passivation layer on an upper surface of a crystalline silicon substrate; and (b) doping a passivation layer with an impurity so as to form a junction between the crystalline silicon substrate and the passivation layer.
[22] The crystalline silicon substrate may be a p-type crystalline silicon substrate and the impurity may be an n-type impurity.
[23] The crystalline silicon substrate may be an n-type crystalline silicon substrate and the impurity is a p-type impurity.
[24] The doping may be performed by a diffusion method that introuducs the crystalline silicon substrate on which the passivation layer is deposited into a furnace and injects the impurity into the inside of the furnace in the step (b).
[25] The passivation layer silicon may include at least one seletcted from a group consisting of silicon oxide (SiO2), silicon carbide (SiC), silicon nitride (SiNx), and intrinsic amorphous silicon in the step (a).
[26] The fabrication method of the hetero-junction silicon solar cell may further comprise the step of forming a texturing structure on a lower surface of the crystalline silicon substrate before the step (a).
[27] The fabrication method of the hetero-junction silicon solar cell may further comprise:
(c) forming an anti-reflection layer on an upper portion of the passivation layer after the step (b).
[28] The fabrication method of the hetero-junction silicon solar cell may further comprise: forming an upper electrode on the upper portion of the anti-reflection layer and forming a lower electrode on the lower portion of the crystalline silicon substrate after the step (C); and forming an electric field forming layer at a portion of the lower electrode where it contacts a lower surface of the crystalline silicon substrate by performing heat treatment.
Advantageous Effects
[29] According to the present invention, in the hetero-junction silicon solar cell, the crystalline silicon substrate and the passivation layer doped with impurities form the pn-junction, such that a defect of a pn interface is minimized and thus the recombination of electrons and holes is minimized, making it possible to maximize the efficiency of the hetero-junction silicon solar cell.
[30] Also, in the fabrication method of the hetero-junction silicon solar cell, the present invention can obtain high open voltage that is an advantage of the hetero-junction silicon solar cell and high short-circuit current, filling ratio, rapid process time, and low fabrication costs that are advantages of the conventional diffusion-type silicon solar cell, by using the diffusion method that is used for the conventional diffusion- type silicon solar cell in fabricating the hetero-junction silicon solar cell as it is. Brief Description of the Drawings
[31] The above objects, features and advantages of the present invention will become more apparent to those skilled in the related art in conjunction with the accompanying drawings. In the drawings:
[32] FIG. 1 is a cross-sectional view schematically showing a basic structure of a hetero- junction silicon solar cell of the related art;
[33] FIG. 2 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to one embodiment of the present invention;
[34] FIG. 3 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to another embodiment of the present invention; and
[35] FIGS. 4 to 9 are views showing a process of manufacturing a hetero-junction silicon solar cell of FIG. 2. Best Mode for Carrying Out the Invention [36] Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
[37] FIG. 2 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to one embodiment of the present invention.
[38] As shown in FIG. 2, the hetero-junction silicon solar cell 200 of the present invention comprises a p-type crystalline silicon substrate 201 on which a passivation layer 203, an anti-reflection layer 205, and an upper electrode 209 are sequentially formed and the substrate 201 under which a texturing structure 206, an electric field forming layer (BSF) 207, and a lower electrode 208 are sequentially formed.
[39] The hetero-junction silicon solar cell 200 is an amorphous/crystalline np hetero- junction structure and includes a passivation layer 203 that serves as an n-type amorphous silicon layer deposited on a p-type crystalline silicon substrate 201. Meanwhile, the hetero-junction silicon solar cell 200 does not include the n-type amorphous silicon layer separately but forms a pn junction by using the passivation layer 203 doped with an n-type dopant. The doping of the passivation layer 203 will be described in detail below.
[40] The passivation layer 203 is a layer that prevents the recombination of electrons and holes at an interface between the amorphous silicon and the crystalline silicon as much as possible. In the hetero-junction silicon solar cell 200 where the p-type crystalline silicon substrate 201 and the n-type doped passivation layer 203 forms the pn junction, the passivation layer 203 serves as the n-type amorphous silicon layer in itself and at the same time, as a protective layer at an interface with the p-type crystalline silicon substrate 201, thereby minimizing defects that can occur at the interface of the pn junction and preventing the recombination of electrons and holes as much as possible.
[41] Preferably, the upper portion of the passivation layer 203 is formed with a doped region and the upper portion of the crystalline silicon substrate 201 is formed with an undoped region.
[42]
[43] The passivation layer 203 can be deposited on the p-type crystalline silicon substrate
201 at a thickness of several nm to several tens of nm. In this case, the passivation layer 203 can serve as a double anti-reflection layer together with the anti-reflection layer 205 due to material characteristics to be described later.
[44] It is preferable that the material of the passivation layer 203 is a material capable of minimizing defects being recombination causes of electrons and holes by protecting the surface of the p-type crystalline silicon substrate 201. These materials may for example include silicon oxide (SiO2), silicon carbide (SiC), silicon nitride (SiNx), or intrinsic amorphous silicon, and the like. On the other hand, the passivation layer 203, which has the above-mentioned materials and is doped with an n-type dopant, serves as the n-type amorphous silicon layer, such that its serial resistance is reduced as compared to the amorphous silicon layer of the conventional hetero-junction silicon solar cell, thereby increasing stability and reproducibility of the hetero-junction silicon solar cell 200.
[45] The anti-reflection layer 205 is a layer that minimizes reflection of sunlight incident from the upper portion of the hetero-junction silicon solar cell 200. Further, the anti- reflection layer 205 minimizes the recombination of electrons generated by sunlight in the passivation layer 203 that serves as the n-type amorphous silicon layer and transmits the recombined electrons to an upper electrode 209. Thereby, both of the passivation layer 203 and the anti-reflection layer 205 minimize the recombination of electrons, making it possible to maximize the efficiency of the solar cell. Further, as described above, the passivation layer 203 and the anti-reflection layer 205 serve as the double anti-reflection layer, making it possible to further maximize the efficiency of the solar cell.
[46] The anti-reflection layer 205 may be formed by using materials, such as SiNx and the like. As the preparation method, a plasma chemical vapor deposition method (PECVD) etc. can be used. At this time, it is preferable that the anti-reflection layer is deposited at about 100 nm.
[47] The texturing structure 206 is formed on a lower surface of the p-type crystalline silicon substrate 201. This can be formed by performing a surface treatment on the lower surface of the p-type crystalline silicon substrate 201 using a technology known in art, such as etching and the like. The texturing structure 206 performs a function that lowers reflectivity of sunlight incident on the hetero-junction silicon solar cell 200 and helps collect the sunlight. The shape of the texturing structure may be a pyramidal shape, a squared honeycomb shape, and a triangular honeycomb shape and the like.
[48] The electric field forming layer 207 allows the lower electrode 208 to serve as an impurity at a lower surface of the crystalline silicon substrate 201 and convert the lower surface of the substrate 201 into a P++ type, such that the p++ layer minimizes the recombination of electrons generated by light on the lower surface of the substrate 201, making it possible to increase the efficiency of the solar cell. The electric field forming layer 207 can be obtained by printing the lower electrode 208 on the lower surface of the crystalline silicon substrate 201 and performing a heat treatment thereon. This will be described in detail below.
[49] The hetero-junction silicon solar cell 200 of the present invention allows the passivation layer 203 to serve as the n-type amorphous silicon layer at the pn junction and to serve as the protective layer at the interface between the crystalline silicon and the amorphous silicon, thereby minimizing the defects. As a result, the recombination of electrons and holes is minimized, making it possible to increase the efficiency of the solar cell.
[50] Further, the passivation layer 203 serves as the double anti-reflection layer together with the anti-reflection layer 205, thereby minimizing the reflection of sunlight incident on the solar cell 200 and further increasing the efficiency of the solar cell.
[51] On the other hand, the reflection of sunlight is also minimized by the texturing structure 206 and the recombination of electrons is also minimized by the electric field forming layer 207, making it possible to maximize the efficiency of the hetero-junction silicon solar cell 200.
[52] FIG. 3 is a cross-sectional view schematically showing a structure of a hetero- junction silicon solar cell according to another embodiment of the present invention.
[53] A hetero-junction silicon solar cell 300 of FIG. 3 substantially has the same structure as the hetero-junction silicon solar cell 200 of FIG. 4. However, there is a difference in a configuration between the hetero-junction silicon solar cell of FIG. 3 and the hetero- junction silicon solar cell of FIG. 4 in that a substrate 301 is the n-type crystalline silicon and a passivation layer 303 is doped with a p-type dopant to function as the p- type amorphous silicon layer, thereby forming the np junction.
[54] In the hetero-junction silicon solar cell 300, a passivation layer 303 serves as the p- type amorphous silicon layer forming the np junction and as the protective layer, thereby minimizing the recombination of electrons and holes.
[55] The efficiency of the hetero-junction silicon solar cell 200 and the hetero-junction silicon solar cell 300 are the same and if necessary, they can selectively be implemented.
[56] FIGS. 4 to 9 are a view describing processes of manufacturing a hetero-junction silicon solar cell 200 of FIG. 2. Hereinafter, a fabrication process of the hetero-junction silicon solar cell 200 will be described with reference to FIGS. 4 to 9.
[57] First, as shown in FIG. 4, the lower surface of the p-type crystalline silicon substrate
201 is processed to form the texturing structure 206. As the heat treatment method, a technology known in the art such as an etching and the like can be used and the type of the texturing structure 206 can be formed in various forms such as a pyramidal shape or a squared honeycomb shape and the like.
[58] Thereafter, as shown in FIG. 5, the passivation layer 203 is formed on the upper surface of the p-type crystalline silicon substrate 201. The formation of the passivation layer 203 can be performed by using a deposition method known in art, such as a plasma chemical vapor deposition method (PECVD) and the like. The material of the passivation layer 203 may include silicon oxide (SiO2), silicon carbide (SiC), silicon nitride (SiNx), or intrinsic amorphous silicon, and the like as described above. It is preferable that the deposition is formed at a thickness of several nm to several tens nm by considering a function as the double anti-reflection layer of the passivation layer 203.
[59] Thereafter, as shown in FIG. 6, in the hetero-junction silicon solar cell, the passivation layer 203 for forming the pn junction is doped with an n-type dopant. This is performed by doping the passivation layer 203 with the n-type impurity (for example, pentavalent phosphorus (P)) and converting the passivation layer 203 into an n-type layer.
[60] As the doping method, a conventional diffusion method can be used as it is. In other words, the diffusion method can use a method of introducing the p-type crystalline silicon substrate 201 on which the passivation layer 203 is deposited into a high- temperature furnace and injecting the n-type impurity (for example, POCl3) into the inside of the furnace at 850°C and doping it. Further, the n-type impurity is directly injected into the passivation layer 203 by using an ion implantation method, making it possible to obtain the passivation layer 203 doped with an n-type dopant.
[61] The diffusion method that is used for the fabrication of the conventional diffusion- type silicon solar cell, that is, the diffusion method that forms the n+ type emitter by doping the n-type impurity (for example, pentavalent phosphorous (P)) at higher concentration than the p-type impurity (for example, trivalent boron (B)) included in the p- type silicon substrate can be used as it is, making it possible to obtain high short-circuit current and filling ratio, rapid process time, low fabricating cost, and the like, which are advantages of the conventional diffusion-type silicon solar cell.
[62] In the doping process of the passivation layer, an unnecessary oxide layer can occur, such that such an unnecessary oxide layer is removed by the etching and the like and there may be further perform an edge isolation process that arranges the edges, as shown in FIG. 7. As the method of removing the oxide layer, a technology known in art, such as a wet etching method using a fluoric acid solution and the like can be performed.
[63] Thereafter, as shown in FIG. 8, the anti-reflection layer 205 is formed on the passivation layer 203. The anti-reflection layer 205 can be deposited using the chemical vapor deposition method (PECVD) and the like and use the materials, such as silicon nitride (SiNx)and the like. It is preferable that the thickness of the anti-reflection layer is about 100 nm.
[64] Next, as shown in FIG. 9, the upper electrode 209 and the lower electrode 208 are formed and then subjected to heat treatment to form the electric field forming layer 207.
[65] The upper electrode 209 can be formed using a material such as silver (Ag) and the like. The method of forming the upper electrode can use a screen printing method and the like. Subsequently, the upper electrode 209 is subjected to heat treatment such that it penetrates through the anti-reflection layer 205 to form the electrical contact with the passivation layer 203 that serves as the n-type amorphous silicon layer. It is preferable that the thickness of forming the upper electrode 209 is about 15 μm.
[66] The lower electrode 208 can be formed using a material such as aluminum (Al) and can be also formed using a screen printing method. When the upper electrode 209 and the lower electrode 208 are printed and then subjected to the heat treatment at high temperature (about 750 to 900 0C) the electric field forming layer 207 is formed at a portion of the lower electrode 208 where it contacts the lower surface of the p-type crystalline silicon substrate 201. The electric field forming layer 207 reduces the rear surface recombination of electrons generated by sunlight, thereby increasing the efficiency of the solar cell. It is preferable that the thickness of forming the lower electrode 208 is about 20 to 30 μm.
[67] The fabrication of the hetero-junction silicon solar cell 300 of FIG. 3 is different from the fabrication process of the hetero-junction silicon solar cell 200 described with reference to FIGS. 4 to 9 in that the n-type crystalline silicon substrate 301 is used instead of the p-type crystalline silicon substrate 201 and the passivation layer 303 with a p-type dopant is used instead of doping the passivation layer 203 with an n-type dopant. However, these fabrication processes are substantially identical to each other.
[68] The fabrication process of the hetero-junction silicon solar cell 300 of the present invention can use the diffusion method that is used for the fabrication of the conventional diffusion-type silicon solar cell as it is, such that it can obtain high short- circuit current, filling ratio, rapid process time, and low fabrication costs that are advantages of the hetero-junction silicon solar cell of the related art.
[69] Meanwhile, as described above, the recombination of electrons and holes at the interface of the pn junction or the np junction is minimized by the passivation layer 203, making it possible to maximize the efficiency of the hetero-junction silicon solar cell.
[70] Although the present invention has been described in connection with the exemplary embodiments illustrated in the drawings, it is only illustrative. It will be understood by those skilled in the art that various modifications and equivalents can be made to the present invention. Therefore, the true technical scope of the present invention should be defined by the appended claims.

Claims

Claims
[I] A hetero-junction silicon solar cell comprising: a crystalline silicon substrate; and a passivation layer that is formed on the crystalline silicon substrate and is doped with impurities. [2] The hetero-junction silicon solar cell according to claim 1, wherein the crystalline silicon substrate is a p-type crystalline silicon substrate and the impurity is an n-type impurity. [3] The hetero-junction silicon solar cell according to claim 1, wherein the crystalline silicon substrate is an n-type crystalline silicon substrate and the impurity is a p-type impurity.
[4] The hetero-junction silicon solar cell according to claim 1, wherein the passivation layer silicon includes at least one selected from a group consisting of silicon oxide (SiO2), silicon carbide (SiC), silicon nitride (SiNx), and intrinsic amorphous silicon. [5] The hetero-junction silicon solar cell according to claim 1, wherein a lower surface of the crystalline silicon substrate is formed with a texturing structure. [6] The hetero-junction silicon solar cell according to claim 1, further comprising: an electric field forming layer formed on a lower portion of the crystalline silicon substrate; and a lower electrode formed on the lower portion of the electric field forming layer. [7] The hetero-junction silicon solar cell according to claim 1, further comprising an anti-reflection layer formed on the upper portion of the passivation layer. [8] The hetero-junction silicon solar cell according to claim 1, wherein the upper portion of the passivation layer is formed with a doped region and the upper portion of the crystalline silicon substrate is formed with an undoped region. [9] The hetero-junction silicon solar cell according to claim 1, wherein the doping concentration of the upper portion of the passivation layer is higher than that of the upper portion of the crystalline silicon substrate. [10] A fabrication method of a hetero-junction silicon solar cell comprising:
(a) forming a passivation layer on an upper surface of a crystalline silicon substrate; and
(b) doping a passivation layer with an impurity so as to form a junction between the crystalline silicon substrate and the passivation layer.
[I I] The fabrication method of a hetero-junction silicon solar cell according to claim 10, wherein the crystalline silicon substrate is a p-type crystalline silicon substrate and the impurity is an n-type impurity. [12] The fabrication method of a hetero-junction silicon solar cell according to claim
10, wherein the crystalline silicon substrate is an n-type crystalline silicon substrate and the impurity is a p-type impurity.
[13] The fabrication method of a hetero-junction silicon solar cell according to claim
10, wherein the doping is performed by a diffusion method that introuducs the crystalline silicon substrate on which the passivation layer is deposited into a furnace and injects the impurity into the inside of the furnace in the step (b).
[14] The fabrication method of a hetero-junction silicon solar cell according to claim
10, wherein the passivation layer silicon includes at least one seletcted from a group consisting of silicon oxide (SiO2), silicon carbide (SiC), silicon nitride (SiNx), and intrinsic amorphous silicon in the step (a).
[15] The fabrication method of a hetero-junction silicon solar cell according to claim
10, further comprising the step of forming a texturing structure on a lower surface of the crystalline silicon substrate before the step (a).
[16] The fabrication method of a hetero-junction silicon solar cell according to claim
10, further comprising: (c) forming an anti-reflection layer on an upper portion of the passivation layer after the step (b).
[17] The fabrication method of a hetero-junction silicon solar cell according to claim
16, further comprising: forming an upper electrode on the upper portion of the anti-reflection layer and forming a lower electrode on the lower portion of the crystalline silicon substrate after the step (C); and forming an electric field forming layer at a portion of the lower electrode where it contacts a lower surface of the crystalline silicon substrate by performing heat treatment.
PCT/KR2008/007495 2007-12-18 2008-12-17 Hetero-junction silicon solar cell and fabrication method thereof WO2009078672A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2010521800A JP2010537423A (en) 2007-12-18 2008-12-17 Heterogeneous junction silicon solar cell and manufacturing method thereof
CN200880111068A CN101821857A (en) 2007-12-18 2008-12-17 Hetero-junction silicon solar cell and fabrication method thereof
EP08862900A EP2198462A4 (en) 2007-12-18 2008-12-17 Hetero-junction silicon solar cell and fabrication method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020070133437A KR101000064B1 (en) 2007-12-18 2007-12-18 Hetero-junction silicon solar cell and fabrication method thereof
KR10-2007-0133437 2007-12-18

Publications (2)

Publication Number Publication Date
WO2009078672A2 true WO2009078672A2 (en) 2009-06-25
WO2009078672A3 WO2009078672A3 (en) 2009-10-22

Family

ID=40751637

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2008/007495 WO2009078672A2 (en) 2007-12-18 2008-12-17 Hetero-junction silicon solar cell and fabrication method thereof

Country Status (6)

Country Link
US (1) US20090151782A1 (en)
EP (1) EP2198462A4 (en)
JP (1) JP2010537423A (en)
KR (1) KR101000064B1 (en)
CN (1) CN101821857A (en)
WO (1) WO2009078672A2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010147483A1 (en) * 2009-06-17 2010-12-23 Rec Solar As Method for improved passivation and solar cell with improved passivation
DE102011001937A1 (en) 2011-04-11 2012-10-11 Roth & Rau Ag Solar cell i.e. silicon solar cell, for converting solar radiation into electrical energy, has amorphous layer modulated by adjusting factors and/or refraction index of doped layer, where layer thickness is in preset values
CN102770973A (en) * 2009-12-21 2012-11-07 现代重工业株式会社 Back-surface-field type of heterojunction solar cell and a production method therefor
EP3182465B1 (en) 2015-12-18 2020-03-11 Lg Electronics Inc. Method of manufacturing solar cell
IT202200008738A1 (en) 2022-05-02 2023-11-02 Iinformatica Srl Green system for the generation of clean energy from the wind and light radiation through trees, shrubs and plants and related clean energy generation method

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9478685B2 (en) 2014-06-23 2016-10-25 Zena Technologies, Inc. Vertical pillar structured infrared detector and fabrication method for the same
US8229255B2 (en) 2008-09-04 2012-07-24 Zena Technologies, Inc. Optical waveguides in image sensors
US9515218B2 (en) 2008-09-04 2016-12-06 Zena Technologies, Inc. Vertical pillar structured photovoltaic devices with mirrors and optical claddings
US8269985B2 (en) 2009-05-26 2012-09-18 Zena Technologies, Inc. Determination of optimal diameters for nanowires
US8889455B2 (en) * 2009-12-08 2014-11-18 Zena Technologies, Inc. Manufacturing nanowire photo-detector grown on a back-side illuminated image sensor
US8507840B2 (en) 2010-12-21 2013-08-13 Zena Technologies, Inc. Vertically structured passive pixel arrays and methods for fabricating the same
US8546742B2 (en) 2009-06-04 2013-10-01 Zena Technologies, Inc. Array of nanowires in a single cavity with anti-reflective coating on substrate
US9406709B2 (en) 2010-06-22 2016-08-02 President And Fellows Of Harvard College Methods for fabricating and using nanowires
US8519379B2 (en) 2009-12-08 2013-08-27 Zena Technologies, Inc. Nanowire structured photodiode with a surrounding epitaxially grown P or N layer
US8791470B2 (en) 2009-10-05 2014-07-29 Zena Technologies, Inc. Nano structured LEDs
US9082673B2 (en) 2009-10-05 2015-07-14 Zena Technologies, Inc. Passivated upstanding nanostructures and methods of making the same
US8890271B2 (en) 2010-06-30 2014-11-18 Zena Technologies, Inc. Silicon nitride light pipes for image sensors
US9299866B2 (en) 2010-12-30 2016-03-29 Zena Technologies, Inc. Nanowire array based solar energy harvesting device
US8274039B2 (en) * 2008-11-13 2012-09-25 Zena Technologies, Inc. Vertical waveguides with various functionality on integrated circuits
US9343490B2 (en) 2013-08-09 2016-05-17 Zena Technologies, Inc. Nanowire structured color filter arrays and fabrication method of the same
US9000353B2 (en) 2010-06-22 2015-04-07 President And Fellows Of Harvard College Light absorption and filtering properties of vertically oriented semiconductor nano wires
US8384007B2 (en) * 2009-10-07 2013-02-26 Zena Technologies, Inc. Nano wire based passive pixel image sensor
US8835831B2 (en) 2010-06-22 2014-09-16 Zena Technologies, Inc. Polarized light detecting device and fabrication methods of the same
US8748799B2 (en) 2010-12-14 2014-06-10 Zena Technologies, Inc. Full color single pixel including doublet or quadruplet si nanowires for image sensors
US8299472B2 (en) * 2009-12-08 2012-10-30 Young-June Yu Active pixel sensor with nanowire structured photodetectors
US8866065B2 (en) 2010-12-13 2014-10-21 Zena Technologies, Inc. Nanowire arrays comprising fluorescent nanowires
US8735797B2 (en) 2009-12-08 2014-05-27 Zena Technologies, Inc. Nanowire photo-detector grown on a back-side illuminated image sensor
KR101651485B1 (en) * 2009-07-20 2016-09-06 엘지전자 주식회사 Sollar Cell And Fabrication Method Thereof
KR101139443B1 (en) * 2009-09-04 2012-04-30 엘지전자 주식회사 Hetero-junction solar cell and fabrication method thereof
DE102009044052A1 (en) * 2009-09-18 2011-03-24 Schott Solar Ag Crystalline solar cell, process for producing the same and process for producing a solar cell module
KR20110071379A (en) * 2009-12-21 2011-06-29 현대중공업 주식회사 Method for fabricating back contact type hetero-junction solar cell
CN102315312B (en) * 2010-07-09 2013-11-13 国立清华大学 Manufacturing process of silicon heterojunction solar battery
NL2005261C2 (en) * 2010-08-24 2012-02-27 Solland Solar Cells B V Back contacted photovoltaic cell with an improved shunt resistance.
TWI455329B (en) * 2010-10-26 2014-10-01 Au Optronics Corp Solar cell and method of making the same
CN102064211B (en) * 2010-11-04 2013-10-09 友达光电股份有限公司 Solar cell and production method thereof
KR101129422B1 (en) * 2010-11-09 2012-03-26 고려대학교 산학협력단 Fabrication method of solar cell and solar cell fabrication by the same
CN102064210B (en) * 2010-11-11 2013-01-16 陈哲艮 Silicon-based double-junction solar cell with homojunction and heterojunction and preparation method thereof
CN102064216A (en) * 2010-11-22 2011-05-18 晶澳（扬州）太阳能科技有限公司 Novel crystalline silicon solar cell and manufacturing method thereof
KR101318326B1 (en) 2010-11-30 2013-10-15 성균관대학교산학협력단 Heterojunction silicon solar cell having ultra high efficiency and preparation method thereof
KR101247815B1 (en) * 2010-12-08 2013-03-26 현대중공업 주식회사 Hetero-junction silicon solar cell and method of fabricating the same
KR101212485B1 (en) 2011-04-28 2012-12-14 현대중공업 주식회사 Hetero-junction solar cell and method for fabricating the same
KR101212486B1 (en) 2011-04-28 2012-12-14 현대중공업 주식회사 Hetero-junction solar cell and method for fabricating the same
WO2012161135A1 (en) 2011-05-26 2012-11-29 日立化成工業株式会社 Material for forming passivation film for semiconductor substrates, passivation film for semiconductor substrates, method for producing passivation film for semiconductor substrates, solar cell element, and method for manufacturing solar cell element
DE102011111511A1 (en) * 2011-08-31 2013-02-28 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. A method of producing a honeycomb texture on a surface of a substrate
KR101860919B1 (en) * 2011-12-16 2018-06-29 엘지전자 주식회사 Solar cell and method for manufacturing the same
ES2873473T5 (en) 2012-07-02 2024-06-07 Meyer Burger Germany Gmbh Manufacturing Procedures for Edge-Insulated Heterojunction Solar Cells
CN104241402A (en) * 2013-06-20 2014-12-24 晶科能源有限公司 Solar cell antireflection film and manufacturing method thereof
TWI504006B (en) * 2013-07-09 2015-10-11 Neo Solar Power Corp Crystalline solar cell having doped sic layer and manufacturing method thereof
US20150280043A1 (en) * 2014-03-27 2015-10-01 David D. Smith Solar cell with trench-free emitter regions
KR20150114792A (en) * 2014-04-02 2015-10-13 한국에너지기술연구원 Ultra thin hit solar cell and fabricating method for the same
CN104022170A (en) * 2014-05-26 2014-09-03 无锡中能晶科新能源科技有限公司 Polycrystalline silicon film solar cell
CN106252424A (en) * 2016-08-24 2016-12-21 常州天合光能有限公司 Thermal oxide improves the hetero-junction solar cell at passivation layer interface and preparation method thereof
US11227964B2 (en) 2017-08-25 2022-01-18 California Institute Of Technology Luminescent solar concentrators and related methods of manufacturing
US11362229B2 (en) 2018-04-04 2022-06-14 California Institute Of Technology Epitaxy-free nanowire cell process for the manufacture of photovoltaics
CN114551606B (en) * 2021-09-16 2024-10-15 晶科能源股份有限公司 Solar cell and photovoltaic module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0548124A (en) * 1991-08-14 1993-02-26 Sharp Corp Photoelectric conversion element
JPH06252428A (en) * 1993-02-23 1994-09-09 Sharp Corp Manufacture of photoelectric conversion element
JPH07226528A (en) * 1993-06-11 1995-08-22 Mitsubishi Electric Corp Manufacture of thin film solar cell and thin film solar cell
JP2005183469A (en) * 2003-12-16 2005-07-07 Sharp Corp Solar cell

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0795603B2 (en) * 1990-09-20 1995-10-11 三洋電機株式会社 Photovoltaic device
JPH05299677A (en) * 1992-04-24 1993-11-12 Fuji Electric Co Ltd Solar battery and its manufacture
JP3271990B2 (en) * 1997-03-21 2002-04-08 三洋電機株式会社 Photovoltaic device and method for manufacturing the same
JPH11112011A (en) * 1997-09-30 1999-04-23 Sanyo Electric Co Ltd Manufacture of photovolatic element
US5944913A (en) * 1997-11-26 1999-08-31 Sandia Corporation High-efficiency solar cell and method for fabrication
JP2000183379A (en) * 1998-12-11 2000-06-30 Sanyo Electric Co Ltd Method for manufacturing solar cell
JP2001189478A (en) * 1999-12-28 2001-07-10 Sanyo Electric Co Ltd Semiconductor element and manufacturing method therefor
US6613974B2 (en) * 2001-12-21 2003-09-02 Micrel, Incorporated Tandem Si-Ge solar cell with improved conversion efficiency
JP4118187B2 (en) 2003-05-09 2008-07-16 信越半導体株式会社 Manufacturing method of solar cell
JP4155899B2 (en) * 2003-09-24 2008-09-24 三洋電機株式会社 Photovoltaic element manufacturing method
US7375378B2 (en) * 2005-05-12 2008-05-20 General Electric Company Surface passivated photovoltaic devices
US20070169808A1 (en) * 2006-01-26 2007-07-26 Kherani Nazir P Solar cell
KR100847741B1 (en) 2007-02-21 2008-07-23 고려대학교 산학협력단 Point-contacted heterojunction silicon solar cell having passivation layer between the interface of p-n junction and method for fabricating the same
JP4977587B2 (en) 2007-12-06 2012-07-18 シャープ株式会社 Manufacturing method of solar cell

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0548124A (en) * 1991-08-14 1993-02-26 Sharp Corp Photoelectric conversion element
JPH06252428A (en) * 1993-02-23 1994-09-09 Sharp Corp Manufacture of photoelectric conversion element
JPH07226528A (en) * 1993-06-11 1995-08-22 Mitsubishi Electric Corp Manufacture of thin film solar cell and thin film solar cell
JP2005183469A (en) * 2003-12-16 2005-07-07 Sharp Corp Solar cell

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2198462A2 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010147483A1 (en) * 2009-06-17 2010-12-23 Rec Solar As Method for improved passivation and solar cell with improved passivation
CN102770973A (en) * 2009-12-21 2012-11-07 现代重工业株式会社 Back-surface-field type of heterojunction solar cell and a production method therefor
DE102011001937A1 (en) 2011-04-11 2012-10-11 Roth & Rau Ag Solar cell i.e. silicon solar cell, for converting solar radiation into electrical energy, has amorphous layer modulated by adjusting factors and/or refraction index of doped layer, where layer thickness is in preset values
EP3182465B1 (en) 2015-12-18 2020-03-11 Lg Electronics Inc. Method of manufacturing solar cell
IT202200008738A1 (en) 2022-05-02 2023-11-02 Iinformatica Srl Green system for the generation of clean energy from the wind and light radiation through trees, shrubs and plants and related clean energy generation method

Also Published As

Publication number Publication date
EP2198462A2 (en) 2010-06-23
WO2009078672A3 (en) 2009-10-22
KR101000064B1 (en) 2010-12-10
CN101821857A (en) 2010-09-01
US20090151782A1 (en) 2009-06-18
EP2198462A4 (en) 2011-01-12
KR20090065895A (en) 2009-06-23
JP2010537423A (en) 2010-12-02

Similar Documents

Publication Publication Date Title
US20090151782A1 (en) Hetero-junction silicon solar cell and fabrication method thereof
CN101689580B (en) Solar cells
KR100877817B1 (en) Solar Cell of High Efficiency and Process for Preparation of the Same
Gordon et al. 8% Efficient thin‐film polycrystalline‐silicon solar cells based on aluminum‐induced crystallization and thermal CVD
KR101627217B1 (en) Sollar Cell And Fabrication Method Thereof
US6784361B2 (en) Amorphous silicon photovoltaic devices
US20130112265A1 (en) Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design
US20120003781A1 (en) Solar cell and method for manufacturing the same
JP2008021993A (en) Photovoltaic device including all-back-contact configuration, and related method
JP3205613U (en) Heterojunction solar cell structure
US20080174028A1 (en) Method and Apparatus For A Semiconductor Structure Forming At Least One Via
CN102064216A (en) Novel crystalline silicon solar cell and manufacturing method thereof
US20110017258A1 (en) Solar cell and fabrication method thereof
TWI424582B (en) Method of fabricating solar cell
CN102754215A (en) Method of manufacturing photovoltaic cells, photovoltaic cells produced thereby and uses thereof
CN111063761A (en) Preparation process of solar cell
KR102547804B1 (en) Bifacial silicon solar cell and method for manufacturing the same
KR101662526B1 (en) Solar cell module and manufacturing method thereof
KR20100078813A (en) Method for forming selective emitter of solar cell, solar cell and fabricating method thereof
KR101484620B1 (en) Silicon solar cell
JP5645734B2 (en) Solar cell element
US9112070B2 (en) Solar cell and method of manufacturing the same
Ng et al. Development of p+/n+ polysilicon tunnel junctions compatible for industrial screen printing
KR101772432B1 (en) SOLAR CELL USING MULTIBAND Si-Ge THIN FILM SILICON CRYSTAL AND EFFICIENCY IMPROVEMENT METHOD THEREOF
KR101612959B1 (en) Solar cell and method for manufacturing the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880111068.X

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08862900

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase

Ref document number: 2010521800

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2008862900

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE