WO2009037739A1 - プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法 - Google Patents

プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法 Download PDF

Info

Publication number
WO2009037739A1
WO2009037739A1 PCT/JP2007/068087 JP2007068087W WO2009037739A1 WO 2009037739 A1 WO2009037739 A1 WO 2009037739A1 JP 2007068087 W JP2007068087 W JP 2007068087W WO 2009037739 A1 WO2009037739 A1 WO 2009037739A1
Authority
WO
WIPO (PCT)
Prior art keywords
inter
printed
circuit
board design
design processing
Prior art date
Application number
PCT/JP2007/068087
Other languages
English (en)
French (fr)
Inventor
Yoshitaka Nishio
Eiichi Konno
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to PCT/JP2007/068087 priority Critical patent/WO2009037739A1/ja
Publication of WO2009037739A1 publication Critical patent/WO2009037739A1/ja

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

 プリント回路板間設計処理装置は、複数のプリント回路板のプリント回路板データを基板データ、および複数のプリント回路板間の接続関係を示す基板間接続条件ファイルを予め記憶している。そして、プリント回路板間設計処理装置は、基板データおよび基板間接続条件ファイルを読み込んで、複数のプリント回路板間を跨ぐ信号の接続経路をトレースしてトレース情報を抽出する。プリント回路板間設計処理装置は、抽出したトレース情報に基づいて信号の遅延時間および減衰量を算出し、トレース情報、信号の遅延時間および減衰量を対応付けて格納する。
PCT/JP2007/068087 2007-09-18 2007-09-18 プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法 WO2009037739A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/068087 WO2009037739A1 (ja) 2007-09-18 2007-09-18 プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/068087 WO2009037739A1 (ja) 2007-09-18 2007-09-18 プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法

Publications (1)

Publication Number Publication Date
WO2009037739A1 true WO2009037739A1 (ja) 2009-03-26

Family

ID=40467572

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/068087 WO2009037739A1 (ja) 2007-09-18 2007-09-18 プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法

Country Status (1)

Country Link
WO (1) WO2009037739A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010238170A (ja) * 2009-03-31 2010-10-21 Nec Corp 配線検証システム、配線検証方法、及び配線検証プログラム
JP2014123332A (ja) * 2012-12-21 2014-07-03 Fujitsu Ltd 解析プログラム、解析方法及び解析装置
JP2015087902A (ja) * 2013-10-30 2015-05-07 株式会社リコー 回路基板試作前検証システム、回路基板試作前検証装置および回路基板試作前検証プログラム

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000123060A (ja) * 1998-10-16 2000-04-28 Hitachi Ltd 回路情報と線路情報との表示方法
JP2001325315A (ja) * 2000-05-16 2001-11-22 Fujitsu Ltd マルチpcb間接続設計支援装置
JP2003337841A (ja) * 2002-05-20 2003-11-28 Fujitsu Ltd Bwb伝送配線設計システム

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000123060A (ja) * 1998-10-16 2000-04-28 Hitachi Ltd 回路情報と線路情報との表示方法
JP2001325315A (ja) * 2000-05-16 2001-11-22 Fujitsu Ltd マルチpcb間接続設計支援装置
JP2003337841A (ja) * 2002-05-20 2003-11-28 Fujitsu Ltd Bwb伝送配線設計システム

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010238170A (ja) * 2009-03-31 2010-10-21 Nec Corp 配線検証システム、配線検証方法、及び配線検証プログラム
US8312411B2 (en) 2009-03-31 2012-11-13 Nec Corporation Wiring verification system, wiring verification method, and wiring verification program product
JP2014123332A (ja) * 2012-12-21 2014-07-03 Fujitsu Ltd 解析プログラム、解析方法及び解析装置
JP2015087902A (ja) * 2013-10-30 2015-05-07 株式会社リコー 回路基板試作前検証システム、回路基板試作前検証装置および回路基板試作前検証プログラム

Similar Documents

Publication Publication Date Title
EP2034806A4 (en) PCB PLATE DEVICE, METHOD FOR CONNECTING PCB AND SWITCHING SUBSTRATE MODULE DEVICE
WO2008157143A3 (en) Edge connection structure for printed circuit boards
WO2007061429A3 (en) Printed circuit boards and the like with improved signal integrity for differential signal pairs
EP3916512A4 (en) METHOD AND SYSTEM FOR DETECTING AN OPEN CIRCUIT/SHORT CIRCUIT ON A LAYOUT OF A CIRCUIT BOARD DESIGN AND ELECTRONIC DEVICE
WO2008105898A3 (en) Reconfigurable data processing system
WO2009102821A3 (en) Methods and apparatus for two-dimensional main memory
ATE557576T1 (de) Leiterplatine mit elektronischem bauelement
WO2008057799A3 (en) Split rogowski coil current measuring device and methods
WO2012094722A8 (en) Printed circuit board with an acoustic channel for a microphone
ATE431001T1 (de) Elektrisches / elektronisches installationsgerät
EP4096367A4 (en) ELECTRONIC DEVICE COMPRISING A PRINTED CIRCUIT BOARD
TW200745874A (en) Computer and main circuit board thereof
TWI341153B (en) Printed wiring board with a pin for mounting a component and an electronic device using the same
WO2009037739A1 (ja) プリント回路板間設計処理装置、プリント回路板間設計処理プログラムおよびプリント回路板間設計処理方法
DE102007045851A8 (de) Elektronische Vorrichtung, Verfahren zum Betreiben einer elektronischen Vorrichtung, Speicherschaltung und Verfahren zum Betreiben einer Speicherschaltung
FR2944625B1 (fr) Lecteur de carte memoire.
GB2420420B (en) Method and apparatus for testing a transmission path across one or more printed circuit boards
TW200709357A (en) Electronic board and manufacturing method thereof, electro-optical device, and electronic apparatus
EP4085603A4 (en) MULTI-PCB ELECTRONIC DEVICE
EP2003567A4 (en) MEMORY APPARATUS, METHOD AND CONTROL PROGRAM, MEMORY CARD, PRINTED CIRCUIT BOARD, AND ELECTRONIC DEVICE
TW200708239A (en) Electronic system
WO2012168548A3 (en) Method and apparatus for touch panel
SG121984A1 (en) Method and apparatus for layout independent test point placement on a printed circuit board
FR2926435B1 (fr) Carte electronique comportant une plaque de circuit imprime et un equipement porte par cette plaque.
EP2217050A4 (en) ELECTRONIC CIRCUIT BOARD AND METHOD AND STRUCTURE FOR SHIELDING THE ELECTRONIC CIRCUIT BOARD

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07828240

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07828240

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP

WWE Wipo information: entry into national phase

Ref document number: 2009532974

Country of ref document: JP