WO2008136311A1 - 不揮発性記憶装置、並びにその動作方法及び製造方法 - Google Patents
不揮発性記憶装置、並びにその動作方法及び製造方法 Download PDFInfo
- Publication number
- WO2008136311A1 WO2008136311A1 PCT/JP2008/057760 JP2008057760W WO2008136311A1 WO 2008136311 A1 WO2008136311 A1 WO 2008136311A1 JP 2008057760 W JP2008057760 W JP 2008057760W WO 2008136311 A1 WO2008136311 A1 WO 2008136311A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- storage device
- nonvolatile storage
- region
- manufacturing
- operating
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 3
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 230000002542 deteriorative effect Effects 0.000 abstract 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 238000002347 injection Methods 0.000 abstract 1
- 239000007924 injection Substances 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7923—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
トラップ型メモリにおいて、チャネル界面を劣化させることなく、低電圧で、かつ電子及びホールの注入位置を高度に制御しながら書き込み・消去ができる不揮発性記憶装置とその製造方法を提供する。 本発明の不揮発性記憶装置は、半導体基板(3)上に形成されたソース領域(1)とドレイン領域(2)と、ソース領域(1)上の領域からドレイン領域(2)上の領域まで形成されたトラップを有する積層膜(12)と、積層膜(12)の上に形成されたゲート電極(13)を少なくとも含み、ゲート電極(13)は、3つの拡散領域からなるpnp構造又はnpn構造から構成される。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009512937A JPWO2008136311A1 (ja) | 2007-04-27 | 2008-04-22 | 不揮発性記憶装置、並びにその動作方法及び製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007-118309 | 2007-04-27 | ||
JP2007118309 | 2007-04-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008136311A1 true WO2008136311A1 (ja) | 2008-11-13 |
Family
ID=39943423
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2008/057760 WO2008136311A1 (ja) | 2007-04-27 | 2008-04-22 | 不揮発性記憶装置、並びにその動作方法及び製造方法 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPWO2008136311A1 (ja) |
WO (1) | WO2008136311A1 (ja) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5081689A (ja) * | 1973-11-20 | 1975-07-02 | ||
JPH06151833A (ja) * | 1992-11-16 | 1994-05-31 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2000208649A (ja) * | 1999-01-07 | 2000-07-28 | Internatl Business Mach Corp <Ibm> | シリコン・オン・インシュレ―タ不揮発性ランダム・アクセス・メモリ・デバイス |
JP2005294797A (ja) * | 2004-04-01 | 2005-10-20 | Macronix Internatl Co Ltd | 集積回路用メモリアーキテクチャ、集積回路の製造方法、及び集積回路の作動方法 |
-
2008
- 2008-04-22 WO PCT/JP2008/057760 patent/WO2008136311A1/ja active Application Filing
- 2008-04-22 JP JP2009512937A patent/JPWO2008136311A1/ja active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5081689A (ja) * | 1973-11-20 | 1975-07-02 | ||
JPH06151833A (ja) * | 1992-11-16 | 1994-05-31 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2000208649A (ja) * | 1999-01-07 | 2000-07-28 | Internatl Business Mach Corp <Ibm> | シリコン・オン・インシュレ―タ不揮発性ランダム・アクセス・メモリ・デバイス |
JP2005294797A (ja) * | 2004-04-01 | 2005-10-20 | Macronix Internatl Co Ltd | 集積回路用メモリアーキテクチャ、集積回路の製造方法、及び集積回路の作動方法 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2008136311A1 (ja) | 2010-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI373142B (en) | Manufacturing method of thin film transistor using oxide semiconductor | |
TW200727492A (en) | Organic thin film transistor array panel | |
TW200715562A (en) | Thin film transistor substrate and fabrication thereof | |
TW200717804A (en) | Semiconductor device | |
TW200721463A (en) | Memory device with improved performance and method of manufacturing such a memory device | |
WO2008004179A3 (en) | Non-volatile memory and-array and method for operating the game | |
WO2009136645A3 (en) | Thin film transistor and method of manufacturing the same | |
TW200719442A (en) | Low hydrogen concentration charge-trapping layer structures for non-volatile memory and methods of forming the same | |
TW200614855A (en) | Organic thin film transistor array and manufacturing method thereof | |
WO2009075281A1 (ja) | 酸化物半導体を用いた電界効果型トランジスタ及びその製造方法 | |
WO2007144807A3 (en) | Double gate transistor and method of manufacturing same | |
TW200731536A (en) | Nonvolatile semiconductor memory device | |
WO2009041254A1 (ja) | 有機薄膜トランジスタ | |
TW200638548A (en) | Thin film transistor array panel and manufacturing method thereof | |
WO2009058695A3 (en) | Cool impact-ionization transistor and method for making same | |
TW200725912A (en) | Organic thin film transistor and method for manufacturing the same | |
WO2008099528A1 (ja) | 表示装置、表示装置の製造方法 | |
WO2009044614A1 (ja) | 有機半導体装置 | |
TW200741987A (en) | Method for operating a single-poly single-transistor non-volatile memory cell | |
TW200717777A (en) | Semiconductor memory device and manufacturing method thereof | |
TW200742141A (en) | Organic transistor and method for manufacturing the same | |
WO2009028453A1 (ja) | 薄膜トランジスタ | |
TW200802883A (en) | Tunneling-effect thin film transistor, method of manufacturing the same, and organic light-emitting diode display using the same | |
TW200631182A (en) | Thin film transistor array panel | |
WO2006052791A3 (en) | Insulation film semiconductor device and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08740750 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009512937 Country of ref document: JP |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08740750 Country of ref document: EP Kind code of ref document: A1 |