WO2007041895A1 - Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire - Google Patents

Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire Download PDF

Info

Publication number
WO2007041895A1
WO2007041895A1 PCT/CN2005/001653 CN2005001653W WO2007041895A1 WO 2007041895 A1 WO2007041895 A1 WO 2007041895A1 CN 2005001653 W CN2005001653 W CN 2005001653W WO 2007041895 A1 WO2007041895 A1 WO 2007041895A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
voltage
switching
current
discharge
Prior art date
Application number
PCT/CN2005/001653
Other languages
English (en)
Inventor
Ta-Yung Yang
Guo-Kiang Hung
Jenn-Yu G. Lin
Chuh-Ching Li
Fengcheng Tsao
Original Assignee
System General Corp.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by System General Corp. filed Critical System General Corp.
Priority to KR1020087009888A priority Critical patent/KR101005269B1/ko
Priority to JP2008533847A priority patent/JP4763055B2/ja
Priority to EP05806188A priority patent/EP1935083A4/fr
Priority to PCT/CN2005/001653 priority patent/WO2007041895A1/fr
Publication of WO2007041895A1 publication Critical patent/WO2007041895A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33507—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
    • H02M3/33523—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters with galvanic isolation between input and output of both the power stage and the feedback loop
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33507—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0032—Control circuits allowing low power mode operation, e.g. in standby mode
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/44—Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • the present invention relates to a control circuit for a power supply, and more specifically, to a switching control circuit for switching mode power supplies.
  • the object of the present invention is to provide a switching control circuit for precisely controlling the output voltage of a power supply at the primary side without the optical-coupler and secondary-side regulator.
  • an off-time modulation is developed to reduce the switching frequency and save the power consumption of the power supply at the light load condition.
  • a switching control circuit for a primary-side controlled power supply of the present invention comprises a switch for switching a transformer.
  • a switching signal controls the switch for regulating the output voltage of the power supply.
  • a controller is coupled to the transformer to generate a voltage-feedback signal by multi-sampling a voltage signal and a discharge time of the transformer during the off-time of the switching signal.
  • a first operational amplifier and a first reference voltage develop a voltage-loop error amplifier to amplify the voltage-feedback signal and generate a control signal. The controller therefore generates the switching signal in response to the control signal.
  • the controller comprises a voltage-waveform detector for multi-sampling the voltage signal and a discharge-time signal of the transformer to produce the voltage-feedback signal.
  • the voltage-waveform detector is connected to an auxiliary winding of the transformer via a voltage divider.
  • the discharge-time signal represents the discharge time of the transformer and stands for the discharge time of a secondary-side switching current.
  • a PWM circuit controls the pulse width of the switching signal in response to the control signal.
  • the output voltage is thus precisely regulated.
  • An off-time modulator is developed to save the power consumption, in which a discharge-current signal and a standby signal are generated in response to the control signal and an under-voltage signal.
  • the under-voltage signal indicates a low supply voltage of the controller.
  • An oscillator is coupled to the discharge-current signal and the standby signal to generate a pulse signal for determining the off-time of the switching signal.
  • the switching signal has a minimum switching frequency to switch the transformer for multi-sampling the voltage signal. The off-time of the switching signal is increased and the switching frequency is decreased in response to the decrease of the load and therefore the power consumption under light load condition is reduced.
  • FIG. 1 shows a schematic diagram of a power supply having a switching control circuit.
  • FIG. 2 shows key waveforms of the power supply and the switching control circuit.
  • FIG. 3 shows one embodiment of a controller according to the present invention.
  • FIG. 4 shows one embodiment of a voltage- waveform detector according to the present invention.
  • FIG. 5 shows one embodiment of an oscillator according to the present invention.
  • FIG. 6 shows one embodiment of an off-time modulator according to the present invention.
  • FIG. 7 shows one preferred embodiment of a PWM circuit according to the present invention.
  • FIG. 8 shows one preferred embodiment of a wake-up timer according to the present invention.
  • FIG. 9 shows one preferred embodiment of an adder according to the present invention.
  • FIG. 1 shows a power supply.
  • the power supply includes a transformer 10 comprising an auxiliary winding N A , a primary winding Np, and a secondary winding N s .
  • the primary winding N P is coupled to an input voltage V IN of the power supply.
  • a switching control circuit includes a switching signal V PWM to control a switch, such as a transistor 20.
  • a controller 70 generates the switching signal V PWM - FIG. 2 shows various signal waveforms of the power supply in FIG. 1. As the switching signal V PWM is logic-high, a primary-side switching current I P will be generated accordingly.
  • a primary-side switching peak current I P i can be given by,
  • T 0N is an on-time of the switching signal V PWM -
  • a secondary-side switching current Is is thus generated accordingly.
  • a secondary-side switching peak current I S i can be expressed by, (Vo + V F ) m
  • Vo is the output voltage of the power supply
  • Vp is a forward voltage drop of the rectifier 40
  • L 5 is the inductance of the secondary winding Ns of the transformer 10
  • T D s is a discharge time of the transformer 10
  • T DS also represents the discharge time of the secondary-side switching current Is.
  • a voltage level V AUX i of the voltage signal V A ⁇ x can be expressed as,
  • VAUXI x (Vo + VF) (3)
  • T N A and T NS are respectively the winding turns of the auxiliary winding N A and the secondary winding N s of the transformer 10.
  • the voltage signal V A ux starts to decrease as the secondary-side switching current I 8 drops to zero. This also indicates that the energy of the transformer 10 is fully released at this moment. Therefore, as shown in FIG. 2, the discharge time T DS in equation (2) can be measured from the falling edge of the switching signal V PWM to the point when the voltage signal V AU ⁇ decreases.
  • the peak value I S i of the secondary-side switching current Is is determined by the peak value I P i of the primary-side switching current Ip and the winding turns of the transformer 10.
  • T NP is the winding turns of the primary winding Np of the transformer 10.
  • the controller 70 comprises a power terminal VCC and a ground terminal GND for being powered.
  • a voltage divider formed by a resistor 50 and a resistor 51, for instance, is connected between the auxiliary winding N A of the transformer 10 and a ground reference level.
  • a detection terminal DET of the controller 70 is connected to a joint of the resistor 50 and the resistor 51.
  • a voltage V DET generated at the detection terminal DET can be given by,
  • R 50 and R 51 are respectively the resistance of the resistor 50 and the resistor 51.
  • the voltage signal V AUX further charges a capacitor 65 via a rectifier 60 for powering the controller 70.
  • a current-sense resistor 30 is connected from a source of the transistor 20 to the ground reference level for converting the primary-side switching current I P to be a current signal V C s-
  • a sense terminal CS of the controller 70 is connected to the current-sense resistor 30 for detecting the current signal Vcs-
  • An output terminal OUT of the controller 70 provides the switching signal
  • a compensation terminal COMV is connected to a compensation network for voltage-loop frequency compensation.
  • the compensation network can be a capacitor connected to the ground reference level, such as a capacitor 31.
  • FIG. 3 shows one embodiment of the controller 70.
  • a voltage-waveform detector 100 produces a voltage-feedback signal V FB and a discharge-time signal S D s by multi-sampling the voltage V DET -
  • the discharge-time signal S D s represents the discharge time T DS of the secondary-side switching current I 8 .
  • a positive input of an operation amplifier 71 is supplied with a reference voltage V RI and a negative input of the operation amplifier 71 is supplied with the voltage-feedback signal V F ⁇ .
  • the operational amplifier 71 generates a control signal V CTR -
  • An off-time modulator 300 is coupled to a voltage-loop error amplifier to generate a discharge-current signal I D and a standby signal V STB in response to the control signal V CTR .
  • An oscillator 200 is coupled to the off-time modulator 300 to generate a pulse signal PLS and a ramp signal RMP.
  • the pulse signal PLS is applied to initiate the switching signal V PWM and determine an off-time of the switching signal V PWM -
  • a comparator 75 and a reference voltage V R2 develop a peak-current limiter to limit the maximum value of the primary-side switching current I P .
  • the input of the peak-current limiter is coupled to the sense terminal CS to detect the current signal V C s and to achieve a cycle-by-cycle current limit.
  • a PWM circuit 500 is coupled to comparators 73, 75 via an NAND gate 79 to control the pulse width of the switching signal V PWM in response to the output of the voltage-loop error amplifier and the output of the peak-current limit.
  • the NAND gate 79 generates a reset signal RST to reset the switching signal V PWM in response to the outputs of the comparators 73 and 75.
  • An output of the operational amplifier 71 is connected to the compensation terminal COMV and a positive input of the comparator 73.
  • a negative input of the comparator 73 is connected to an output of an adder 600.
  • the adder 600 generates a slope signal V SLP by adding the current signal Vcs with the ramp signal RMP, which forms a slope compensation for the voltage-loop.
  • a voltage control loop is developed from the voltage signal V A ux sampling to the pulse width modulation of the switching signal V PWM> which controls the magnitude of the voltage signal V A ux in response to the reference voltage V R1 .
  • the voltage level V A uxi of the voltage signal V A ux and the output voltage Vo are positive correlation as shown in equation (3).
  • the voltage signal V AU ⁇ is further attenuated to the voltage V DE ⁇ as shown in equation (5).
  • the voltage-waveform detector 100 generates the voltage-feedback signal V FB by multi-sampling the voltage V DET -
  • the value of the voltage-feedback signal V FB is controlled in response to the value of the reference voltage V RJ via the regulation of the voltage control loop.
  • the voltage-loop error amplifier and the PWM circuit provide the loop gain for the voltage control loop. Therefore the output voltage V 0 can be briefly defined as,
  • the voltage signal V A ux is multi-sampled by the voltage-waveform detector 100.
  • the voltage signal V AUX is sampled and measured instantly before the secondary-side switching current I s falls to zero. Therefore the variation of the secondary-side switching current I s does not affect the value of the forward voltage drop V F of the rectifier 40.
  • FIG. 4 shows one embodiment of the voltage- waveform detector 100 according to the present invention.
  • a sample-pulse generator 190 produces a sample-pulse signal for multi-sampling operation.
  • a threshold signal 156 added to the voltage signal V AUX to produce a level-shift signal.
  • a first signal generator including a D flip-flop 171, two AND gates 165, 166 generates a first sample signal V S pi and a second sample signal V SP2 .
  • a second signal generator comprises a D flip-flop 170, a NAND gate 163, an AND gate 164 and a comparator 155 for producing the discharge-time signal S DS -
  • a time-delay circuit including an inverter 162, a current source 180, a transistor 181 and a capacitor 182 generates a delay time T d as the switching signal Vpw M is logic-low.
  • An input of an inverter 161 is supplied with the switching signal V PWM -
  • An output of the inverter 161 is connected to an input of the inverter 162, a first input of the AND gate 164 and a clock-input of the D flip-flop 170.
  • An output of the inverter 162 turns on/off the transistor 181.
  • a capacitor 182 is connected between a drain and a source the transistor 181.
  • the drain of the transistor 181 is also an output of the time-delay circuit.
  • the current source 180 is applied to charge the capacitor 182. Therefore the current of the current source 180 and the capacitance of the capacitor 182 determine the delay time T d of the time-delay circuit.
  • a D-input of the D flip-flop 170 is pulled high with a supply voltage V ⁇ -
  • An output of the D flip-flop 170 is connected to a second input of the AND gate 164.
  • the AND gate 164 outputs the discharge-time signal S DS -
  • the discharge-time signal S DS is thus enabled as the switching signal V PWM is logic-low.
  • An output of the NAND gate 163 is connected to a reset-input of the D flip-flop 170.
  • Two inputs of the NAND gate 163 are respectively connected to the output of the time-delay circuit and an output of a comparator 155.
  • An input of the comparator 155 is applied to the level-shift signal.
  • Another input of the comparator 155 is applied to the voltage-feedback signal V FB - Therefore, after the delay time T d , the discharge-time signal S DS can be disabled once the level-shift signal is lower than the voltage-feedback signal V FB .
  • the discharge-time signal S D s can also be disabled as long as the switching signal V PWM is enabled.
  • the sample-pulse signal is applied to a clock-input of the D flip-flop 171 and third inputs of AND gates 165 and 166.
  • a D-input and an inverse output of the D flip-flop 171 are connected together to form a divided-by-two counter.
  • An output and the inverse output of the D flip-flop 171 are respectively connected to second inputs of AND gates 165 and 166.
  • First inputs of AND gates 165 and 166 are also applied to the discharge-time signal S DS - Fourth inputs of AND gates 165 and 166 are connected to the output of the time-delay circuit. Therefore a first sample signal Vspi and a second sample signal V SP2 are respectively generated from outputs of the AND gates 165 and 166.
  • the first sample signal V SPI and the second sample signal V S p 2 are alternately produced during an enabled period of the discharge-time signal S D s-
  • the delay time T d is inserted at the beginning of the discharge-time signal S D s to inhibit the first sample signal V S pi and the second sample signal V S p 2 -
  • the first sample signal V SPI and the second sample signal V S p2 are thus disabled during the period of the delay time T d .
  • the first sample signal V SPI and the second sample signal Vsp 2 are used for alternately sampling the voltage signal V A ux via the detection terminal DET and the voltage divider.
  • the first sample signal V S pi controls a switch 121 for obtaining a first hold voltage across a capacitor 110.
  • the second sample signal V SP2 controls a switch 122 for obtaining a second hold voltage across a capacitor 111.
  • a switch 123 is connected in parallel with the capacitor 110 to discharge the capacitor 110.
  • a switch 124 is connected in parallel with the capacitor 111 to discharge the capacitor 111.
  • a buffer amplifier includes operational amplifiers 150 and 151, diodes 130, 131, and a current source 135 for generating a hold voltage.
  • the positive inputs of operational amplifiers 150 and 151 are connected to the capacitor 110 and capacitor 111 respectively.
  • the negative inputs of the operational amplifiers 150 and 151 are connected to an output of the buffer amplifier.
  • the diode 130 is connected from an output of the operational amplifier 150 to the output of the buffer amplifier.
  • the diode 131 is connected from an output of the operational amplifier 151 to the output of the buffer amplifier.
  • the hold voltage is thus obtained from the higher voltage of the first hold voltage and the second hold voltage.
  • the current source 135 is used for termination.
  • a switch 125 periodically conducts the hold voltage to a capacitor 115 for producing the voltage-feedback signal V FB -
  • the switch 125 is turned on/off by the pulse signal PLS.
  • the first sample signal V SPI and the second sample signal V S p 2 start to produce the first hold voltage and the second hold voltage after the delay time T d , which eliminates the spike interference of the voltage signal V AUX .
  • the spike of the voltage signal V AUX would be generated when the switching signal V PWM is disabled and the transistor 20 is turned off.
  • the voltage signal V A ux starts to decrease as the secondary-side switching current I s drops to zero, which will be detected by the comparator 155 for disabling the discharge-time signal S D s-
  • the pulse width of the discharge-time signal S D s is therefore correlated to the discharge time T D s of the secondary-side switching current I s .
  • the hold voltage generated at the output of the buffer amplifier represents an end voltage.
  • the end voltage is thus correlated to the voltage signal V A ux that is sampled just before the secondary-side switching current Is dropping to zero.
  • the hold voltage is obtained from the higher voltage of the first hold voltage and the second hold voltage, which will ignore the voltage that is sampled when the voltage signal starts to decrease.
  • FIG. 5 shows one embodiment of the oscillator 200 according to the present invention.
  • An operational amplifier 201, a resistor 210 and a transistor 250 form a first V-to-I converter.
  • the first V-to-I converter generates a reference current I 2 so in response to a reference voltage V REF -
  • a plurality of transistors, such as 251, 252, 253, 254 and 255 form current mirrors for generating a charge current I 253 and constant currents I 3 21, I 325 and I329 in response to the reference current I 250 .
  • a drain of the transistor 253 generates the charge current I2 53 .
  • a switch 230 is connected between the drain of the transistor 253 and a capacitor 215.
  • a first terminal of a switch 231 is connected to the capacitor 215.
  • a second terminal of the switch 231 is driven by the discharge-current signal I D .
  • the ramp signal RMP is obtained across the capacitor 215.
  • a comparator 205 has a positive input connected to the capacitor 215.
  • the comparator 205 outputs the pulse signal PLS.
  • the pulse signal PLS determines the switching frequency.
  • a first terminal of a switch 232 is supplied with a high threshold voltage V H .
  • a first terminal of a switch 233 is supplied with a low threshold voltage V L .
  • a second terminal of the switch 232 and a second terminal of the switch 233 are both connected to a negative input of the comparator 205.
  • An input of an inverter 260 is connected to an output of the comparator 205 for producing an inverse pulse signal /PLS.
  • the pulse signal PLS turns on/off the switch 231 and the switch 233.
  • the inverse pulse signal /PLS turns on/off of the switch 230 and the switch 232.
  • FIG. 6 shows an embodiment of the off-time modulator 300 according to the present invention.
  • the off-time modulator 300 is coupled to the oscillator 200 for connecting a minimum-discharge current I 329 , a maximum-discharge current I 32 s and a threshold current I 32I .
  • An operational amplifier 310, a transistor 314 and a resistor 311 form a second V-to-I converter.
  • the second V-to-I converter is used for generating a control current I 3I4 in response to the control signal V CTR -
  • the control current I 3J4 is coupled to the minimum-discharge current I 329 , the maximum-discharge current I 325 and the threshold current I 32I to generate the discharge-current signal I D -
  • the control current I 3J4 is coupled to delete the threshold current I 32I , and produce the discharge-current signal I D through a current mirror formed by transistors 315 and 316.
  • the discharge-current signal I D is lowered as the control signal V CTR decreases. As the discharge-current signal I D decreases, the period of the pulse signal PLS and the off-time of the switching signal VW M will be extended.
  • the minimum-discharge current I 329 determines a minimum value of the discharge-current signal I D -
  • the maximum-discharge current I 32 s clamps a maximum value of the discharge-current signal I D -
  • the voltage of the control signal V CTR is proportional to the load condition. Therefore the discharge-current signal I D is lowered as the load decreases. And the minimum value and the maximum value of the discharge-current signal I D are clamped.
  • a comparator 331 produces a first enable signal via an inverter 350 once the control signal V CTR is lower than a threshold voltage V THI .
  • the comparator 331 also produces a first disable signal via a NAND gate 351 once the control signal V CTR is higher than the threshold voltage V THI .
  • a comparator 332 produces an under-voltage signal via a NAND gate 352 once an attenuated supply voltage of the controller is lower than a threshold voltage V TH2 -
  • the attenuated supply voltage is attenuated from the supply voltage Vcc via an attenuator, which is formed by resistors 381 and 382.
  • a delay counter 330 having a delay time T d i generates a standby-enable signal once the first enable signal is enabled longer than the delay time T d i.
  • a standby-signal generator is formed by a register 340, AND gates 356, 357.
  • the AND gate 356 is connected to the delay counter 330 to enable the standby signal V STB in response to the standby-enable signal.
  • the standby signal V STB is disabled via the AND gate 357 in response to the first disable signal and the under-voltage signal.
  • FIG. 7 shows a schematic diagram of the PWM circuit 500 according to one embodiment of the present invention.
  • the PWM circuit 500 includes a
  • NAND gate 511 a D flip-flop 515, an AND gate 519, a blanking circuit 520, inverters 512, 518, 551 and a wake-up timer 550.
  • the pulse signal PLS drives an input of the inverter 512.
  • An output of the inverter 512 is connected to the clock-input of the D flip-flop 515 for enabling the switching signal V PWM -
  • An output of the D flip-flop 515 is connected to a first input of the AND gate 519.
  • a second input of the AND gate 519 is coupled to the output of the inverter
  • the AND gate 519 outputs the switching signal V PWM to switch the power supply.
  • the switching signal V PWM is disabled as the pulse signal PLS is enabled. Therefore the pulse width of the pulse signal PLS can control the off-time of the switching signal V PWM .
  • a reset-input of the D flip-flop 515 is connected to an output of the NAND gate 511.
  • a first input of the NAND gate 511 is supplied with the reset signal RST for cycle-by-cycle disabling the switching signal V PWM -
  • the second input of the NAND gate 511 is connected to an output of the blanking circuit 520 for ensuring a minimum on-time of the switching signal V PWM once the switching signal V PWM is enabled.
  • the third input of the NAND gate 511 is connected to an output of the wake-up timer 550 via the inverter 551 to ensure the minimum switching frequency of the switching signal V PWM .
  • the minimum on-time of the switching signal V PWM will ensure a minimum value of the discharge time T DS , which will ensure a proper multi-sampling operation for sampling the voltage signal V AUX in the voltage-waveform detector 100.
  • the discharge time T DS is related to the on-time T ON of the switching signal V P W M - With reference to equations (1), (2), (4) and (7), the discharge-time T DS can be expressed as equation (8),
  • An input of the blanking circuit 520 is supplied with the switching signal
  • the blanking circuit 520 When the switching signal V PWM is enabled, the blanking circuit 520 will generate a blanking signal V BLK to inhibit the reset of the D flip-flop 515.
  • the blanking circuit 520 further comprises a NAND gate 523, a current source
  • the switching signal Vp WM is applied to an input of the inverter 521 and the first input of the
  • the current source 525 is applied to charge the capacitor 527.
  • the capacitor 527 is connected between a drain and a source of the transistor
  • An output of the inverter 521 turns on/off the transistor 526.
  • An input of the inverter 522 is coupled to the drain of the transistor 526.
  • An output of the inverter 522 is connected to a second input of the NAND gate 523.
  • An output of the NAND gate 523 outputs the blanking signal V BLK -
  • the current of the current source 525 and the capacitance of the capacitor 527 determine the pulse width of the blanking signal V BLK -
  • the input of an inverter 518 is connected to the output of the NAND gate 523.
  • An output of the inverter 518 generates a clear signal CLR to turn on/off switches 123 and 124.
  • the minimum switching frequency of the switching signal Vp ⁇ y M ensures a switching of the transformer 10 for multi-sampling the voltage signal V A ux-
  • the wake-up timer 550 is coupled to the off-time modulator 300 to generate a wake-up signal and enable the switching signal V PWM in response to the standby signal V STB .
  • a permanent reset signal RST might be produced if the voltage- waveform detector 100 samples an extremely high voltage due to the overshoot of the output voltage V 0 , which would result in a permanent disabled switching signal V PWM - Nevertheless, the wake-up timer 550 will enable V PW M- The timer of the wake-up timer 550 is counted by the pulse signal PLS.
  • a reset input of the wake-up timer 550 is supplied with the blanking signal V BLK - Therefore, the wake-up timer and the wake-up signal will be reset once the switching signal Vpw M is generated.
  • a mode input of the wake-up timer 550 is coupled to the standby signal V STB - The wake-up timer 550 will generate the wake-up signal for every cycle of the pulse signal PLS as the standby signal V STB is disabled. Once the standby signal V STB is enabled, the wake-up timer 550 will generate the wake-up signal after the specific cycles of the pulse signal PLS, which ensures a minimum switching frequency of the switching signal V PWM -
  • FIG. 8 shows a schematic diagram of the wake-up timer 550.
  • FIG 9 shows an embodiment of the adder 600 according to the present invention.
  • An operational amplifier 610, transistors 620, 621, 622 and a resistor 650 develop a third V-to-I converter for generating a current I 622 in response to the ramp signal RMP.
  • a positive input of an operational amplifier 611 is applied to the current signal Vcs-
  • a negative input and an output of the operational amplifier 611 are connected together to build the operational amplifier 611 as a buffer.
  • a drain of the transistor 622 is connected to the output of the operational amplifier 611 via a resistor 651.
  • the slope signal V SLP is generated at the drain of the transistor 622.
  • the slope signal V SLP is therefore correlated to the ramp signal RMP and the current signal Vcs-

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

Un détecteur de forme d'onde de tension produit un signal de retour de tension et un signal de temps de décharge par multi-échantillonnage d'un signal de tension d'un transformateur. Le signal de temps de décharge représente un temps de décharge d'un courant de commutation de côté secondaire. Un amplificateur d'erreur de circuit de tension amplifie le signal de retour de tension et génère un signal de commande. Un modulateur en période d'arrêt génère un signal de courant de décharge et un signal d'attente en réponse au signal de commande et un signal de sous tension indiquant une faible tension d'alimentation du contrôleur. Un oscillateur produit un signal d'impulsion déterminant la période d'arrêt du signal de commutation en réponse au signal de courant de décharge. Un circuit PWM génère le signal de commutation en réponse au signal d'impulsion et au signal d'attente. Le signal d'attente commande aussi la période d'arrêt du signal de commutation et maintient une fréquence de commutation minimum.
PCT/CN2005/001653 2005-10-09 2005-10-09 Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire WO2007041895A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020087009888A KR101005269B1 (ko) 2005-10-09 2005-10-09 1차측 제어 파워 서플라이의 효율을 개선하기 위해오프-타임 변조를 갖는 스위칭 제어 회로
JP2008533847A JP4763055B2 (ja) 2005-10-09 2005-10-09 オフ時間変調を有して一次側制御電源の効率を改善するスイッチング制御回路
EP05806188A EP1935083A4 (fr) 2005-10-09 2005-10-09 Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire
PCT/CN2005/001653 WO2007041895A1 (fr) 2005-10-09 2005-10-09 Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2005/001653 WO2007041895A1 (fr) 2005-10-09 2005-10-09 Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire

Publications (1)

Publication Number Publication Date
WO2007041895A1 true WO2007041895A1 (fr) 2007-04-19

Family

ID=37942289

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2005/001653 WO2007041895A1 (fr) 2005-10-09 2005-10-09 Circuit de commande de commutation possedant une modulation en periode d'arret permettant d'ameliorer l'efficacite d'une alimentation commandee du cote primaire

Country Status (4)

Country Link
EP (1) EP1935083A4 (fr)
JP (1) JP4763055B2 (fr)
KR (1) KR101005269B1 (fr)
WO (1) WO2007041895A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104092369A (zh) * 2014-06-27 2014-10-08 北京控制工程研究所 一种基于数字光耦的开关电源反馈电路

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI379496B (en) * 2010-04-02 2012-12-11 Macroblock Inc Isolated primary side regulator

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001024245A (ja) * 1999-07-08 2001-01-26 Ngk Insulators Ltd 電極構造物
CN2552047Y (zh) * 2002-06-19 2003-05-21 深圳市跨宏实业有限公司 具有宽输入电压范围的开关电源
CN1599188A (zh) * 2004-08-20 2005-03-23 清华大学 临界连续导电模式功率因数校正器并联交错运行方法
CN2692915Y (zh) * 2004-02-19 2005-04-13 Bcd半导体制造有限公司 基于384x的跳频式pwm控制器

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04261334A (ja) * 1991-02-15 1992-09-17 Fujitsu Ltd 送電線監視システム
KR100286308B1 (ko) 1998-05-13 2001-04-16 구자홍 다회로스위칭전원장치
US6661679B1 (en) * 2002-10-28 2003-12-09 System General Corporation PWM controller having adaptive off-time modulation for power saving
JP2004180380A (ja) * 2002-11-26 2004-06-24 Artlogic Inc スイッチングデギュレータ
DE10310361B4 (de) * 2003-03-10 2005-04-28 Friwo Mobile Power Gmbh Ansteuerschaltung für Schaltnetzteil
JP3938083B2 (ja) * 2003-03-28 2007-06-27 ソニー株式会社 スイッチング電源装置
US6836415B1 (en) * 2003-06-18 2004-12-28 Systems General Corp. Primary-side regulated pulse width modulation controller with improved load regulation
US7054170B2 (en) 2004-01-05 2006-05-30 System General Corp. Power-mode controlled power converter
WO2005078910A1 (fr) * 2004-02-13 2005-08-25 Rohm Co., Ltd Appareil et dispositif mobile de commutation de l’alimentation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001024245A (ja) * 1999-07-08 2001-01-26 Ngk Insulators Ltd 電極構造物
CN2552047Y (zh) * 2002-06-19 2003-05-21 深圳市跨宏实业有限公司 具有宽输入电压范围的开关电源
CN2692915Y (zh) * 2004-02-19 2005-04-13 Bcd半导体制造有限公司 基于384x的跳频式pwm控制器
CN1599188A (zh) * 2004-08-20 2005-03-23 清华大学 临界连续导电模式功率因数校正器并联交错运行方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1935083A4 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104092369A (zh) * 2014-06-27 2014-10-08 北京控制工程研究所 一种基于数字光耦的开关电源反馈电路

Also Published As

Publication number Publication date
KR101005269B1 (ko) 2011-01-04
EP1935083A4 (fr) 2010-11-17
JP2009512405A (ja) 2009-03-19
KR20080065983A (ko) 2008-07-15
JP4763055B2 (ja) 2011-08-31
EP1935083A1 (fr) 2008-06-25

Similar Documents

Publication Publication Date Title
US7362593B2 (en) Switching control circuit having off-time modulation to improve efficiency of primary-side controlled power supply
US11764684B2 (en) Systems and methods for regulating power conversion systems with output detection and synchronized rectifying mechanisms
USRE40656E1 (en) Primary-side controlled flyback power converter
US6980444B2 (en) Switching power supply
US7859862B2 (en) Apparatus and method for regulating constant output voltage and current on primary side in a flyback converter
US7016204B2 (en) Close-loop PWM controller for primary-side controlled power converters
US9413246B2 (en) Systems and methods for regulating power conversion systems with output detection and synchronized rectifying mechanisms
US10063153B2 (en) Systems and methods for regulating power conversion systems with output detection and synchronized rectifying mechanisms
JP5115317B2 (ja) スイッチング電源装置
US7764521B2 (en) Apparatus and method for providing multiple functions and protections for a power converter
US7362592B2 (en) Switching control circuit for primary-side controlled power converters
US20160322909A1 (en) Systems and methods for regulating power conversion systems with output detection and synchronized rectifying mechanisms
US20060050539A1 (en) Switching control circuit with variable switching frequency for primary-side-controlled power converters
US9184667B2 (en) Switching power converter with primary-side dynamic load detection and primary-side feedback and control
WO2007041893A1 (fr) Controleur pwm en circuit ferme de convertisseurs de puissance cote primaire
US11664735B2 (en) Isolated power supply and control circuit thereof
WO2007041898A1 (fr) Appareil et procede permettant de mesurer le courant de sortie du cote primaire d'un convertisseur de puissance
JP2020162326A (ja) スイッチング電源装置
WO2007041894A1 (fr) Circuit de commande de commutation de convertisseurs de puissance commandee du cote primaire
EP1943717A1 (fr) Circuit de commande de commutation avec frequence de commutation variable pour convertisseurs de puissance commandes du cote primaire
KR101005269B1 (ko) 1차측 제어 파워 서플라이의 효율을 개선하기 위해오프-타임 변조를 갖는 스위칭 제어 회로
US20240275275A1 (en) Resonant ahb flyback power converter and switching control circuit thereof

Legal Events

Date Code Title Description
DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2005806188

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2008533847

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 1020087009888

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2005806188

Country of ref document: EP