WO2007008682A2 - Guardringed scr esd protection - Google Patents
Guardringed scr esd protection Download PDFInfo
- Publication number
- WO2007008682A2 WO2007008682A2 PCT/US2006/026549 US2006026549W WO2007008682A2 WO 2007008682 A2 WO2007008682 A2 WO 2007008682A2 US 2006026549 W US2006026549 W US 2006026549W WO 2007008682 A2 WO2007008682 A2 WO 2007008682A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- scr
- esd
- circuit
- guardring
- esd protection
- Prior art date
Links
- 238000000034 method Methods 0.000 claims abstract description 20
- 206010010144 Completed suicide Diseases 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims description 6
- 238000010168 coupling process Methods 0.000 claims description 6
- 238000005859 coupling reaction Methods 0.000 claims description 6
- 238000002955 isolation Methods 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 6
- 230000008569 process Effects 0.000 claims description 5
- 238000004377 microelectronic Methods 0.000 abstract description 5
- 230000002457 bidirectional effect Effects 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 239000000463 material Substances 0.000 description 3
- 230000036961 partial effect Effects 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000003466 anti-cipated effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010304 firing Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000003116 impacting effect Effects 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
- H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/74—Thyristor-type devices, e.g. having four-zone regenerative action
- H01L29/7436—Lateral thyristors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/87—Thyristor diodes, e.g. Shockley diodes, break-over diodes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Methods and circuits are disclosed for protecting an electronic circuit from ESD damage using an SCR ESD cell (10). An SCR circuit is coupled to a terminal of an associated microelectronic circuit for which ESD protection is desired. The SCR used in the ESD cell of the invention is provided with a full guardring for shielding the SCR from triggering by fast transients. A resistor (26) is provided at the guardring for use in triggering the SCR at the onset of an ESD event. Exemplary preferred embodiments of the invention are disclosed with silicide-block resistors within the range of about 2-1000 Ohms or less.
Description
GUARDRINGED SCR ESD PROTECTION
The invention relates to the manufacture of semiconductor devices. More particularly, the invention relates to electrostatic discharge (ESD) protection for microelectronic circuits. BACKGROUND Electrostatic discharge (ESD) events can cause damage to elements of circuitry due to current overload or reverse biasing. For example, the propagation of an ESD event through a circuit may cause a transistor to greatly exceed its current capacity, suffer physical damage, and subsequently fail. The potential for failure increases as circuitry becomes smaller and as voltage levels are reduced. ESD events may occur due to a relatively short period of high voltage or current imposed on a device. For example, ESD events are sometimes caused by contact with a human body, by machinery such as manufacturing or test equipment, or in electrically noisy environments, as may be incurred in many applications. A variety of ESD events can occur in electronic devices, including discharge between the pads of an integrated circuit, discharge between voltage supply terminals, and discharge between pads and voltage supply terminals. Various ESD protection circuitry is used in the arts to protect ICs from damage due to the occurrence of ESD events during manufacture, testing, and operation. In general, ESD protection circuitry is designed to protect the input/output pins or terminals and thereby shield the internal circuitry of an integrated circuit from excessively large and sudden discharges of electrostatic energy. Each pin in an integrated circuit must be coupled to an appropriate ESD protection circuit such that the ESD discharge current is shunted away from the internal portions of the chip that are the most sensitive to damage. As such, ESD discharge paths are often provided between every pair of pins in an IC for both positive and negative polarities.
ESD discharges are brief transient events that are usually less than one microsecond in duration and much higher in voltage than the normal operating voltage range. Furthermore, the rise times associated with these brief pulses are usually less than approximately twenty nanoseconds. The ESD protection circuit must begin conducting almost instantaneously so as to shunt the resulting ESD current. However, the ESD protection circuit must not respond to smaller voltage increases such as normal power-up events in usual chip operation. If the ESD protection circuit were to trigger erroneously and
conduct during normal operation, the desired functioning of the IC could be compromised. Furthermore, in addition to triggering when needed for ESD protection, the ESD protection circuit must stay in a highly conductive state for the duration of the ESD pulse so that all of the ESD energy is safely discharged. If the ESD protection circuit were to shut down prematurely, damaging potentials could build up quickly and cause device failure. Yet another conflicting demand on an ESD protection circuit, however, is the need to shut down when ESD protection is no longer needed following an ESD event. Many ESD protection cells known in the art have a tendency to latch-up in an "on" state after an ESD event. One skilled in the arts is required to balance the tradeoffs among factors including ESD protection, resistance, and chip area constraints.
It is known to use silicon controlled rectifier (SCR) ESD protection cells in some applications, primarily due to economies in die area. One problem with SCRs that prevents their more widespread use is that they have a tendency to latch up when exposed to fast transients, sometimes called "rate firing". As a result, an SCR ESD protection cell can be triggered by fast transients rather than an ESD event, or may remain in an "on" state beyond the duration of a triggering ESD event. Spurious triggering is obviously not helpful in providing ESD protection and latch-up is undesirable from a power consumption standpoint, as the latched ESD protection cell is permitted to draw supply current during periods when ESD protection is not required. Another problem encountered when using SCR circuits for ESD protection is directionality. Since common SCR circuits operate responsive to either a negative or positive voltage, it is known in the arts to use opposing SCR ESD protection circuits in pairs for bidirectional applications. A floating N-well is usually used in such instances to separate the individual SCRs, this makes the SCR pairs more susceptible to rate firing. Thus, although SCR circuits are sometimes used for protecting associated circuitry from damage due to ESD over- voltage stress, quiescent current consumption is higher, and die area is larger, than it might otherwise be.
Due to these and other problems, a need exists for circuits and methods that provide microelectronic circuits with SCR ESD protection having reduced area and low leakage, without adversely impacting the performance of the functional circuit path during normal operation.
SUMMARY
In carrying out the principles of the invention, in accordance with preferred embodiments thereof, the invention provides methods and circuits for the protection of microelectronic circuits from damage due to ESD events. According to an aspect of the invention, a method of protecting an electronic circuit from ESD damage is disclosed for use in a fast-transient environment. Steps included in the preferred embodiments include operably coupling an SCR circuit to a terminal of the electronic circuit for which protection is desired. The SCR circuit is provided with a full guardring for shielding the SCR from fast transients. The SCR guardring is provided with a built-in resistance selected to provide triggering current for the SCR at the onset of an ESD event.
According to other aspects of the invention, the guardring resistance is selected from the range of 2-1000 Ohms.
According to another aspect of the invention, preferred embodiments use guardring resistors manufactured using suicide block processes.
According to yet another aspect of the invention, an ESD protection cell according to a preferred embodiment of the invention includes an SCR circuit for coupling in the path of an associated circuit for which ESD protection is desired. The SCR circuit further includes a guardring at the forward-biased SCR junction. A resistor incorporated into the SCR guardring is provided for use in triggering the SCR at the onset of an ESD event.
The invention has advantages including but not limited to providing microelectronic circuits, including those exposed to fast transients, with ESD protection cells having low holding voltage and small area. These and other features, advantages, and benefits of the present invention can be understood by one of ordinary skill in the arts upon careful consideration of the detailed description of representative embodiments of the invention in connection with the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 (prior art) is a simplified schematic diagram showing an overview of a transistor-equivalent example of an SCR ESD cell; FIG. 2 is a simplified schematic diagram showing an example of a preferred
embodiment of the SCR ESD cells and methods of the invention;
FIG. 3 is a sectional partial view of an example of a preferred embodiment of an SCR ESD protection cell structure of the invention; and
FIG. 4 is a sectional partial view of an example of an alternative preferred embodiment of an SCR ESD protection cell structure of the invention. DETAILED DESCRIPTION OF THE EMBODIMENTS
Understanding of the invention may be enhanced by an appreciation of the silicon controlled rectifier (SCR) as known to those skilled in the arts. The SCR functions as an extremely fast switch capable of turning on or off in nanoseconds. The operation of the SCR may be understood in terms of two transistors as shown in the equivalent circuit of FIG. 1 (prior art). A four layer PNPN construction familiar in the arts has a gate G connection to an internal P region. A small negative current applied to the gate G biases the NPN transistor into cutoff, and the loop gain is less than unity. Under these conditions, the only current between output terminals A and C is the very small cutoff collector current of the two transistors. For this reason the impedance between A and C is very high. When positive current is applied to terminal G, the NPN transistor is biased into conduction, causing its collector current to rise. Since the current gain of the NPN transistor increases with increased collector current, a "breakover" point is reached. At this point, the collector current of the two transistors rapidly increases to a value limited only by the external circuit, both transistors are driven into saturation, and the impedance between A and C is very low. Gate current is required only until the anode current has built up to a point sufficient to sustain conduction (a few nanoseconds). After conduction from cathode C to anode A begins, removing the gate current has no effect. The SCR therefore remains on until it is turned off by a reduction in the collector (C to A) current to a value below that necessary to maintain conduction. Thus, the application of a positive current at the gate G can be used to trigger the SCR, changing it from what is for practical purposes an open circuit, to a short circuit. The short circuit path may be used to shunt potentially damaging ESD current away from protected circuitry.
The use of SCRs for ESD protection heretofore has been limited to applications where fast transients are not encountered. This is because, in addition to breakover, excessive
rate of voltage change (dv/dt), can also trigger the SCR. This is brought about because the PNPN structure has inherent capacitances in the PN junctions. Capacitors characteristically oppose changes in voltage by drawing or supplying current. A fast rate of voltage change across the SCR junctions can cause the junction capacitance to draw enough current to activate the PNP/NPN transistor pair, triggering the SCR. The invention overcomes this problem, however, providing methods and circuits for adapting SCR ESD protection cells to usefulness in fast-transient applications.
The invention provides an SCR ESD protection cell having attributes favorable for bidirectional and fast-transient applications. The SCR ESD protection cell is used to provide protection to associated IC circuitry. In a top view illustrating the methodology and circuitry of preferred embodiments, FIG. 2 depicts a guardringed SCR ESD protection cell 10 of the invention. The circuit 10 has input and output terminals 12, 14 for coupling to protect a terminal or pin of associated circuitry (not shown). Those skilled in the arts will appreciate that the protected associated circuitry may take many alternative forms without affecting the practice of the invention. Preferably, each terminal 12, 14, of the SCR ESD cell 10 has a similar P+ guardring IS1N, 15ouτ- Referring to the structures adjacent to the input terminal 12, and the output terminal 14, the reference numerals used to refer to similar structures herein are differentiated as to function for the purposes of the current example by appending the subscripts IN and OUT respectively. Preferably, the guardring structures 15IN, 15 OUT at the opposing terminals 12, 14, have a similar structure, although they may function differently according to the polarity of incoming ESD events. Those skilled in the arts should appreciate that the embodiment shown and described is bidirectional, and that the operation of the invention in one direction is a mirror image of operation in the other. As such, for the purposes of example, the description herein is oriented in one direction, assuming the application of a sufficiently large positive triggering voltage from the input terminal 12 to the output terminal 14.
The guardring 15 IN is divided into a first P+ region 16IN and a second P+ region 17IN- The division in the guardring 15 IN is maintained by a pair of resistors 26IN, in this example implemented as silicide-block resistors 26ΠM. Other resistor positions and structures may alternatively be used so long as the guardring 15 IN is separated into two functional regions,
e.g., 16iN, 17IN, as sown and described. It should be understood that the required resistance may be incorporated into the guardrings in various physical manifestations and that the resistors shown in the drawings are an example for the purposes of describing the operation of a preferred embodiment of the invention and are not representative of a limitation to a particular construction or of discrete resistors. For example, the resistors may alternatively be implemented in the form of, polysilicon, metal, or diffusion regions. The guardring 15IN encircles anN+ region 18IN. Both the P+ guardring 15IN and N÷ region 18IN are encompassed by a P substrate 2O1N- An N- well 22 is provided between the terminals 12, 14, and an isolation structure 24, preferably an N-well 30 combined with an N-buried layer (NBL) 28, is used to electrically isolate at least one of the terminals, in this example input terminal 12. Those reasonably skilled in the arts will recognize that the SCR ESD cell 10 embodying the invention may be implemented using various alternative shapes and orientations so long as the full guardrings 15IN, 15OUT are provided. Functionally equivalent configurations are possible without departure from the invention. For example, variations such as providing isolation at either the input or output terminal only, or changes in the layout of the P and N regions are possible without altering the invention.
In practice, the guardringed SCR ESD cell 10 is connected to associated circuitry to be protected from ESD events. Now referring primarily to FIG. 3, following the PNPN current path indicated by arrow 11 will indicate an example of the operation of the invention. The occurrence of an ESD event at terminal 12 places a load on the resistor 26ouτ- The resistor 26ouτ draws sufficient current to de-bias the P region 20ouτ5 in order to trigger the SCR ESD cell 10, which then shunts the excessive ESD energy from the protected circuit at input terminal 12, through output terminal 14. It can be seen from FIG. 3 that the PNPN path 11 is from terminal 12, to P+ material at the terminal side of the guardring 16IN, then to the underlying P material 20IN, to the dividing N-barrier 22, then to the P material 20ouτ, next to N+ 18ouτ> and ultimately to the output terminal 14. Examination of the FIG. will reward those skilled in the arts with the understanding that, in the case of a reversed-polarity ESD event, a mirror image PNPN path would be implemented from the output terminal 14 to the input terminal 12. The full guardring structures 15IN, 15OUT prevent the SCR ESD protection cell 10
from latching when exposed to fast transients. A full guardring effectively acts as a filter, preventing latch-up due to current buildup in the PN junctions during fast transient voltage swings. The exemplary embodiments of the invention as illustrated and described have been found to be useful in applications having fast transients, e.g., >10 V/ns, without erroneous triggering. Thus, the invention may be used to provide ESD protection in applications where fast transients are anticipated, for example, in relatively fast driver circuits. Additionally, the invention may be used in bidirectional applications in which the protected circuitry is subjected to voltage swings taking the input terminal to levels both above and below the voltage of the output terminal. For example, the preferred embodiment of the invention shown and described may be used to protect a high-speed driver terminal subjected to voltage swings from -30 Volts to +30 Volts.
As noted elsewhere herein, the guardrings 15IN ,15OUT include the characteristic of providing a resistance 26IN, 26 OUT used for triggering the SCR ESD protection cell 10. One preferred technique of providing a suitable resistor 26m, 26 OUT includes the use of blocked suicide processes known in the arts to furnish resistive regions at the SCR-facing sides 17m, 17ouτ of the guardrings 15IN, 15OUT as shown. In blocked suicide processes, the formation of low-resistance suicide layers is prevented in regions where resistors are required. Such resistors in the presently preferred embodiments described herein are referred to as silicide- block resistors. Although suicide blocking processes are preferred for implementation of the resistors of the invention using common manufacturing techniques, alternative means of providing resistance for use in triggering the SCR may also be used. It has been determined that resistance levels within the range of about 2 to 1000 Ohms are particularly suited for implementation of the preferred embodiment of the invention. This range of resistance is typical using currently common manufacturing dimensions, e.g., total area ~40um x 80um. The dimensions, and therefore the resistance, may be changed without departing from the principles of the invention. For example, doubling the size of the ESD protection cell would reduce the resistance range by about one half. It should be appreciated by those skilled in the arts that the bidirectional aspect of the invention is achieved due to the effect of resistor 26IN, 26ouτ as shown and described. The amount of resistance is selected in order to provide current sufficient to trigger the SCR ESD cell 10 responsive to a voltage level predetermined
based upon the anticipated operation of the associated circuit. Absent a load on the resistor 26, leakage current is low because the SCR ESD cell 10 does not conduct. Thus, the invention is efficient in terms of power consumption.
FIG. 4 shows a partial cross-section view of an alternative embodiment of the invention. A symmetrical configuration is shown which includes isolation of both terminals 12, 14 of the SCR ESD cell 10. An extensive buried N- well 28 underlies both the input and output terminals 12, 14, as shown. The terminals 12, 14 are isolated by the addition of an outer N- well 30 connecting with the buried N layer 28 adjacent to each terminal 12, 14. In this embodiment, the terminal connected to the protected circuitry is isolated regardless of polarity. In other respects, the example is similar in structure and operation to the example shown and described with respect to FIGS. 2 and 3; the current path, i.e. PNPN structure, responsive to an ESD event is the same.
The methods and circuits of invention provide advantages including but not limited to providing reliable bidirectional ESD protection with reduced area and power consumption. Additional advantages of the invention include the capability of providing rapid and efficient ESD protection in bidirectional operating environments and avoiding latch-up due to fast transients. While the invention has been described with reference to certain illustrative embodiments, those described herein are not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other advantages and embodiments of the invention, will be apparent to persons skilled in the arts upon reference to the drawings, description, and claims.
Claims
1. A method of protecting an electronic circuit from ESD damage: operably coupling an SCR circuit to a terminal of the electronic circuit; providing the SCR circuit with a full guardring for shielding the SCR from triggering by fast transients; providing the guardring with resistance for triggering the SCR at the onset of an ESD event.
2. The method of protecting an electronic circuit from ESD damage according to claim 1 further comprising the step of selecting the guardring resistance from the range of approximately 2-1000 Ohms.
3. The method of protecting an electronic circuit from ESD damage according to Claim 1, further comprising the step of selecting the guardring resistance of less than 2 Ohms.
4. The method of protecting an electronic circuit from ESD damage according to Claim I5 wherein the step of providing the guardring with resistance further comprises manufacturing one or more resistors at the guardring using a suicide block process.
5. The method of protecting an electronic circuit from ESD damage according to claim 1 further comprising the step of isolating the terminal coupling.
6. An integrated circuit including ESD protection cell comprising: an SCR circuit coupled in the path of an associated circuit for ESD protection, the SCR circuit having a guardring at the forward-biased SCR junction; a resistor in the SCR guardring for use in triggering the SCR at the onset of an ESD event.
7. The integrated circuit according to Claim 6, further comprising a second SCR circuit coupled in the path of the associated circuit for ESD protection, at least one of the SCR circuits having the guardring at the forward-biased SCR junction; wherein the resistor comprises a resistor incorporated into each of the guardringed SCR circuits for use in triggering the guardringed SCR circuit at the onset of an ESD event.
8. The ESD protection cell according to Claim 6 or 7, wherein the resistor has a resistance value within the range of approximately 2-1000 Ohms.
9. The ESD protection cell according to Claim 6 or 7, wherein the resistor has a resistance value of less than 2 Ohms.
10. The ESD protection cell according to Claim 6 or 7, further comprising an isolation structure for isolating the coupling to the associated circuit.
11. The ESD protection cell according to Claim 6 or 7, wherein the isolation structure further comprises an N-well and an adjacent buried N layer.
12. The ESD protection cell according to Claim 6 or 7, wherein the isolation structure further comprises a buried N layer bordered by two adjacent N-wells.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06774570A EP1905141A4 (en) | 2005-07-08 | 2006-07-10 | Guardringed scr esd protection |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/177,755 US7427787B2 (en) | 2005-07-08 | 2005-07-08 | Guardringed SCR ESD protection |
US11/177,755 | 2005-07-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007008682A2 true WO2007008682A2 (en) | 2007-01-18 |
WO2007008682A3 WO2007008682A3 (en) | 2007-04-05 |
Family
ID=37618103
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/026549 WO2007008682A2 (en) | 2005-07-08 | 2006-07-10 | Guardringed scr esd protection |
Country Status (4)
Country | Link |
---|---|
US (2) | US7427787B2 (en) |
EP (1) | EP1905141A4 (en) |
CN (1) | CN101258656A (en) |
WO (1) | WO2007008682A2 (en) |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI353991B (en) | 2003-05-06 | 2011-12-11 | Syntonix Pharmaceuticals Inc | Immunoglobulin chimeric monomer-dimer hybrids |
US20080002321A1 (en) * | 2006-06-29 | 2008-01-03 | Bart Sorgeloos | Electrostatic discharge protection of a clamp |
DE102006049507B4 (en) * | 2006-10-17 | 2016-05-25 | Sew-Eurodrive Gmbh & Co Kg | Plant and method for operating a plant |
US7549135B2 (en) * | 2006-12-05 | 2009-06-16 | International Business Machines Corporation | Design methodology of guard ring design resistance optimization for latchup prevention |
US20080144244A1 (en) * | 2006-12-11 | 2008-06-19 | Benjamin Van Camp | Well potential triggered esd protection |
US8737027B1 (en) * | 2007-07-27 | 2014-05-27 | Cypress Semiconductor Corporation | ESD protection device with charge collections regions |
US7911750B2 (en) * | 2008-02-27 | 2011-03-22 | Freescale Semiconductor, Inc. | Resistor triggered electrostatic discharge protection |
US8704531B2 (en) * | 2008-03-28 | 2014-04-22 | Nec Corporation | Loop element and noise analyzer |
US8238067B2 (en) * | 2008-12-11 | 2012-08-07 | Ati Technologies Ulc | Electrostatic discharge circuit and method |
US8134813B2 (en) * | 2009-01-29 | 2012-03-13 | Xilinx, Inc. | Method and apparatus to reduce footprint of ESD protection within an integrated circuit |
US20100301389A1 (en) * | 2009-05-29 | 2010-12-02 | Kushner Vadim A | Esd protection structure |
CN101847633B (en) * | 2010-05-05 | 2011-10-26 | 北京大学 | Electrostatic protective device and preparation method thereof |
EP2591006B1 (en) | 2010-07-09 | 2019-04-24 | Bioverativ Therapeutics Inc. | Processable single chain molecules and polypeptides made using same |
US8503140B2 (en) * | 2010-10-05 | 2013-08-06 | International Business Machines Corporation | Bi-directional back-to-back stacked SCR for high-voltage pin ESD protection, methods of manufacture and design structures |
TWI409938B (en) | 2010-12-28 | 2013-09-21 | Ind Tech Res Inst | Electrostatic discharge (esd) protection circuit |
US9165891B2 (en) | 2010-12-28 | 2015-10-20 | Industrial Technology Research Institute | ESD protection circuit |
US8476736B2 (en) | 2011-02-18 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low leakage diodes |
US8536012B2 (en) | 2011-07-06 | 2013-09-17 | International Business Machines Corporation | Bipolar junction transistors with a link region connecting the intrinsic and extrinsic bases |
US8692289B2 (en) * | 2012-07-25 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fast turn on silicon controlled rectifiers for ESD protection |
US8994068B2 (en) | 2012-08-30 | 2015-03-31 | Freescale Semiconductor, Inc. | ESD protection device |
US9093491B2 (en) | 2012-12-05 | 2015-07-28 | International Business Machines Corporation | Bipolar junction transistors with reduced base-collector junction capacitance |
US8956945B2 (en) | 2013-02-04 | 2015-02-17 | International Business Machines Corporation | Trench isolation for bipolar junction transistors in BiCMOS technology |
US9129806B2 (en) | 2013-05-22 | 2015-09-08 | Freescale Semiconductor Inc. | Protection device and related fabrication methods |
US9502890B2 (en) | 2013-05-22 | 2016-11-22 | Freescale Semiconductor, Inc. | Protection device and related fabrication methods |
US9543420B2 (en) | 2013-07-19 | 2017-01-10 | Nxp Usa, Inc. | Protection device and related fabrication methods |
CN104425583B (en) * | 2013-08-20 | 2018-05-04 | 旺宏电子股份有限公司 | Semiconductor device and its manufacture method |
CN103730461A (en) * | 2014-01-16 | 2014-04-16 | 湘潭大学 | SCR structure with high maintaining voltage and manufacturing method thereof |
US9287255B2 (en) | 2014-07-09 | 2016-03-15 | Freescale Semiconductor Inc. | ESD protection device and related fabrication methods |
US9893050B2 (en) | 2015-06-30 | 2018-02-13 | Nxp Usa, Inc. | ESD protection structure |
US9831232B2 (en) | 2015-10-02 | 2017-11-28 | Nxp Usa, Inc. | ESD protection device |
US11088134B2 (en) | 2016-11-07 | 2021-08-10 | Dialog Semiconductor (Uk) Limited | Electrostatic discharge device and split multi rail network with symmetrical layout design technique |
US10141300B1 (en) * | 2017-10-19 | 2018-11-27 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance transient voltage suppressor |
EP3591698A1 (en) | 2018-07-04 | 2020-01-08 | NXP USA, Inc. | Unidirectional esd protection with buried breakdown thyristor device |
CN109119417B (en) * | 2018-08-24 | 2021-10-26 | 电子科技大学 | Latch-up immune bidirectional ESD protection device |
CN109103185A (en) * | 2018-08-24 | 2018-12-28 | 电子科技大学 | A kind of bi-directional ESD protective device of anti-latch-up |
CN109065537B (en) * | 2018-08-24 | 2021-01-08 | 电子科技大学 | High-maintenance-current SCR device for ESD protection |
CN109103182B (en) * | 2018-08-24 | 2022-03-29 | 电子科技大学 | Bidirectional ESD protection device |
US11296075B2 (en) | 2018-08-31 | 2022-04-05 | Texas Instruments Incorporated | High reliability polysilicon components |
CN110335865B (en) * | 2019-06-26 | 2021-12-03 | 电子科技大学 | High-robustness bidirectional SCR device capable of inhibiting current saturation effect |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3904931A (en) | 1973-08-03 | 1975-09-09 | Rca Corp | Overvoltage protection circuit |
US6258634B1 (en) | 1998-06-19 | 2001-07-10 | National Semiconductor Corporation | Method for manufacturing a dual-direction over-voltage and over-current IC protection device and its cell structure |
US20030035257A1 (en) | 2001-08-17 | 2003-02-20 | Wei-Fan Chen | Bi-directional EOS/ESD protection device |
US20030047786A1 (en) | 2001-07-09 | 2003-03-13 | Jian-Hsing Lee | ESD protection component |
US20050006706A1 (en) | 2003-07-09 | 2005-01-13 | Semiconductor Components Industries, Llc. | Symmetrical high frequency SCR structure and method |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW359024B (en) | 1996-05-28 | 1999-05-21 | Winbond Electronics Corp | Stage silicon control rectifier protection circuit and the structure |
US6172404B1 (en) | 1997-10-31 | 2001-01-09 | Texas Instruments Incorporated | Tuneable holding voltage SCR ESD protection |
US20020079538A1 (en) | 2000-03-30 | 2002-06-27 | Yuan-Mou Su | Scr-type electrostatic discharge protection circuit |
TW511269B (en) * | 2001-03-05 | 2002-11-21 | Taiwan Semiconductor Mfg | Silicon-controlled rectifier device having deep well region structure and its application on electrostatic discharge protection circuit |
US6573566B2 (en) | 2001-07-09 | 2003-06-03 | United Microelectronics Corp. | Low-voltage-triggered SOI-SCR device and associated ESD protection circuit |
US20030042498A1 (en) * | 2001-08-30 | 2003-03-06 | Ming-Dou Ker | Method of forming a substrate-triggered SCR device in CMOS technology |
US6610262B1 (en) | 2002-03-04 | 2003-08-26 | Taiwan Semiconductor Manufacturing Company | Depletion mode SCR for low capacitance ESD input protection |
US6791146B2 (en) * | 2002-06-25 | 2004-09-14 | Macronix International Co., Ltd. | Silicon controlled rectifier structure with guard ring controlled circuit |
US7179691B1 (en) * | 2002-07-29 | 2007-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for four direction low capacitance ESD protection |
TW586124B (en) * | 2002-09-18 | 2004-05-01 | Macronix Int Co Ltd | ESD protection apparatus and method for a high-voltage input pad |
TWI223432B (en) | 2003-12-18 | 2004-11-01 | Univ Nat Chiao Tung | Double-triggered silicon controller rectifier and relevant circuitry |
TWI231033B (en) * | 2004-06-04 | 2005-04-11 | Macronix Int Co Ltd | ESD protection circuit |
-
2005
- 2005-07-08 US US11/177,755 patent/US7427787B2/en active Active
-
2006
- 2006-07-10 WO PCT/US2006/026549 patent/WO2007008682A2/en active Application Filing
- 2006-07-10 CN CN200680032440.9A patent/CN101258656A/en active Pending
- 2006-07-10 EP EP06774570A patent/EP1905141A4/en not_active Withdrawn
-
2008
- 2008-08-28 US US12/199,948 patent/US7566595B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3904931A (en) | 1973-08-03 | 1975-09-09 | Rca Corp | Overvoltage protection circuit |
US6258634B1 (en) | 1998-06-19 | 2001-07-10 | National Semiconductor Corporation | Method for manufacturing a dual-direction over-voltage and over-current IC protection device and its cell structure |
US20030047786A1 (en) | 2001-07-09 | 2003-03-13 | Jian-Hsing Lee | ESD protection component |
US20030035257A1 (en) | 2001-08-17 | 2003-02-20 | Wei-Fan Chen | Bi-directional EOS/ESD protection device |
US20050006706A1 (en) | 2003-07-09 | 2005-01-13 | Semiconductor Components Industries, Llc. | Symmetrical high frequency SCR structure and method |
Non-Patent Citations (1)
Title |
---|
See also references of EP1905141A4 |
Also Published As
Publication number | Publication date |
---|---|
US7427787B2 (en) | 2008-09-23 |
US20070008667A1 (en) | 2007-01-11 |
US7566595B2 (en) | 2009-07-28 |
EP1905141A4 (en) | 2011-07-20 |
CN101258656A (en) | 2008-09-03 |
EP1905141A2 (en) | 2008-04-02 |
US20080309394A1 (en) | 2008-12-18 |
WO2007008682A3 (en) | 2007-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7566595B2 (en) | Method of making and using guardringed SCR ESD protection cell | |
US5754381A (en) | Output ESD protection with high-current-triggered lateral SCR | |
US8218276B2 (en) | Transient voltage suppressor (TVS) with improved clamping voltage | |
US7436041B2 (en) | Electrostatic discharge protection circuit using a double-triggered silicon controlling rectifier | |
JP4008744B2 (en) | Semiconductor device | |
US5572394A (en) | CMOS on-chip four-LVTSCR ESD protection scheme | |
KR0139648B1 (en) | Scr protection structure and circuit with reduced trigger voltage | |
US20060250732A1 (en) | Transient pulse, substrate-triggered biCMOS rail clamp for ESD abatement | |
US20080218922A1 (en) | MOS transistor triggered transient voltage supressor to provide circuit protection at a lower voltage | |
JPH10126962A (en) | High voltage protection circuit | |
US6442008B1 (en) | Low leakage clamp for E.S.D. protection | |
US5493133A (en) | PNP punchthrough-assisted protection device for special applications in CMOS technologies | |
KR20010102167A (en) | Improved esd diode structure | |
US5949094A (en) | ESD protection for high density DRAMs using triple-well technology | |
WO2006033993A1 (en) | Apparatus for esd protection | |
EP1423898B1 (en) | An arrangement for esd protection of an integrated circuit | |
WO2006053240A2 (en) | Local esd power rail clamp which implements switchable i/o decoupling capacitance function | |
US9019670B2 (en) | Bi-directional ESD protection circuit | |
US5998245A (en) | Method for making seal-ring structure with ESD protection device | |
EP0822596A2 (en) | Improvements in or relating to integrated circuits | |
US5557130A (en) | ESD input protection arrangement | |
EP0472592A1 (en) | Low trigger voltage scr protection device and structure. | |
Ker et al. | Complementary-LVTSCR ESD protection scheme for submicron CMOS IC's | |
US20050002141A1 (en) | Electrostatic discharge protection circuit | |
Ker et al. | ESD protection for deep-submicron CMOS technology using gate-couple CMOS-trigger lateral SCR structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680032440.9 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006774570 Country of ref document: EP |