WO2006137215A1 - Device board - Google Patents

Device board Download PDF

Info

Publication number
WO2006137215A1
WO2006137215A1 PCT/JP2006/308610 JP2006308610W WO2006137215A1 WO 2006137215 A1 WO2006137215 A1 WO 2006137215A1 JP 2006308610 W JP2006308610 W JP 2006308610W WO 2006137215 A1 WO2006137215 A1 WO 2006137215A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
driver
connection terminal
dummy electrode
wiring
Prior art date
Application number
PCT/JP2006/308610
Other languages
French (fr)
Japanese (ja)
Inventor
Yohsuke Fujikawa
Noboru Matsuda
Original Assignee
Sharp Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Kabushiki Kaisha filed Critical Sharp Kabushiki Kaisha
Publication of WO2006137215A1 publication Critical patent/WO2006137215A1/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13452Conductors connecting driver circuitry and terminals of panels
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13454Drivers integrated on the active matrix substrate

Definitions

  • the present invention relates to a device substrate for mounting a driver IC and use thereof, and more specifically, using a so-called COG type device substrate in which a driver IC is mounted on a glass substrate and the substrate.
  • the present invention relates to a liquid crystal display device manufactured.
  • a device substrate for example, a liquid crystal display device having a COG (Chip On Glass) type loading form
  • COG Chip On Glass
  • driver IC There may be a single driver IC or a plurality of driver ICs mounted on a substrate.
  • the routing wiring on the board is formed in a fan shape by directing the load area of the driver IC on the screen area.
  • ESD electrostatic discharge
  • Bow I wiring and other driver ICs to be connected to one driver when multiple IC drivers are stacked The part to be connected to or adjacent to the bow I winding wire to be connected to.
  • a dummy electrode see, for example, Patent Documents 1 and 2
  • a dummy pixel for example, see Patent Document 3
  • Many methods for forming the periphery have been proposed.
  • a technique for grounding the short-circuited wiring after the disconnection for preventing the element from being destroyed by static electricity after the short-circuiting of the short-circuited wiring is disclosed (for example, see Patent Document 4).
  • Patent Document 1 Japanese Patent Publication “Japanese Patent Laid-Open No. 10-148840 (Publication Date: June 2, 1998)”
  • Patent Document 2 Japanese Patent Publication “JP-A-6-331997 (Publication date: December 2, 1994)”
  • Patent Document 3 Japanese Patent Publication “Japanese Patent Laid-Open No. 3-45934 (Publication Date: February 27, 1991)”
  • Patent Document 4 Japanese Published Patent Publication “Japanese Unexamined Patent Publication No. 2005-266111 (Publication Date: September 29, 2005)”.
  • Patent Documents 1 to 4 are easy to cause element destruction due to ESD, and are merely considering the above-mentioned (1) to (3) as a part. Considering the existence of various forms of electrostatic breakdown.
  • Electrostatic breakdown is intended to mean “the insulation part of the circuit or switching element (existing on the Xth routing wiring) is short-circuited or the display electrode is abnormally lit”. Further, as used herein, “Xth” is intended to be Xth from the left side in the figure unless otherwise specified.
  • FIG. 6 has a so-called three-side free outline in which a driver IC is mounted on only one side.
  • 1 is a perspective view schematically showing a configuration of a liquid crystal display device (device) 1000.
  • the liquid crystal display device 1000 is formed by bonding a first substrate 1 and a counter substrate 2, and a driver IC 3 is mounted on the first substrate 1. Further, in the liquid crystal display device 1000, a pixel region 4 is formed in a region where the first substrate 1 and the counter substrate 2 face each other.
  • wirings and terminals necessary for the liquid crystal display device 1000 to function as a liquid crystal display device are omitted.
  • FIG. 7 and FIG. 8 are enlarged plan views showing the periphery of the driver IC 3 of the liquid crystal display device 1000 shown in FIG.
  • a device 1004 shown in FIG. 7 shows a state where the counter substrate 2 is removed
  • a device 1004 ′ shown in FIG. 8 shows a state where the driver IC is further removed.
  • the edge 2 of the opposite substrate 2 and the area on the first board on which the driver IC is to be loaded (that is, the driver IC loading area) 3 ′ are indicated by dotted lines.
  • liquid crystal display device 1000 liquid crystal is filled in the space between first substrate 1 and counter substrate 2, so that liquid crystal does not leak by seal 7 shown in FIGS. 7 and 8. Is sealed.
  • S gate electrodes from the scan driving circuit (gate driver) 5 monolithically formed on the first substrate 1 and RGB monolithically formed on the first substrate 1 M x 3 source electrodes from switch circuit 6, and each of SX m x 3 pixels has TFT, gate bus line (scanning wiring) and source nose line (signal wiring). Is provided.
  • the driving method using the RGB switch circuit is sometimes called a selector method or SSD (Source Shared Driving).
  • a circuit according to this driving method is a circuit that distributes a signal supplied from an external cover to a plurality of signal lines in a time division manner.
  • how to distribute external signals is within the discretion of a person skilled in the art to determine in consideration of device specifications. Therefore, the number of signal lines shared by one external signal is not limited to three, and the colors controlled by the signal lines to which the signals are distributed are not limited to Red, Green, and Blue.
  • such a circuit is called an RGB switch circuit for convenience.
  • m lead wires consisting of 100 (l) to 100 (m) 100 forces dry It is formed on the first substrate 1 from the IC 3 to the RGB switch circuit 6. Further, as shown in FIG. 8, a control circuit (not shown) for supplying various signals to the m connecting terminals 200 connected to the m output terminals (not shown) of the driver IC3 and the driver IC3. The external connection terminal 8 is formed on the first substrate 1.
  • the driver IC3 is divided into a first output terminal group a that also has the first to eleventh output terminal forces and a second output terminal group b that is the (n + 1) to m # th output terminal groups. It has m output terminals.
  • connection terminal 200 is provided on the first substrate 1 so as to be connectable to the output terminal, and the routing wiring 100 is connected to the connection terminal 200. Therefore, as shown in FIG. 7, the routing wiring 100 includes first routing wiring groups 100a and (n + 1) to 111 consisting of l to nth routing wirings (100 (1) to 100 (11)).
  • the second routing wiring (100 (n + 1) to: LOO (m)) is divided into the second routing wiring group 100b, and the connection terminal 200 is 1 to!, As shown in FIG. ! 1st connection terminal group 200a (200 (1) to 200 (n)) force and (n + 1) to m # connection terminal (200 (n + 1) to 200 (m)) force Into a second connection terminal group 200b.
  • the routing wiring 100 is arranged at a predetermined interval (pitch) on the RGB switch circuit 6 side. On the side of the force driver IC3, the first routing wiring group 100a and the second routing wiring group 100b are separated from each other. Yes.
  • the scan driving circuit 5 is monolithically formed on the first substrate 1, and S gate buses are formed at a predetermined timing. The line is controlled so that pixels can be written row by row. In the drawing, wirings and terminals for supplying signals to the scanning drive circuit 5 are omitted.
  • the signal drive circuit is composed of an RGB switch circuit 6 monolithically formed on the first substrate 1 and an external driver IC 3.
  • the RGB switch circuit 6 distributes the RGB data signals sequentially supplied from the driver IC 3 through the routing wiring 100 to m source bus lines for each of R, G, and B at a predetermined timing.
  • the present inventor conducted a withstand voltage experiment on the device 1004 having the configuration shown in FIG. Degree of withstand voltage at the examined parts A, B and C (A: Leading wiring 100 (n) or 100 (n + l), B: Leading wiring 100 (1) or 100 (m), C: Other routing wiring) was predicted to be B ⁇ CA.
  • the present invention has been made in view of the above-described problems, and its purpose is to prevent electrostatic breakdown that has conventionally been difficult to predict that may occur in a device substrate on which a driver IC having a specific output form is mounted. There is to do.
  • a device has a first substrate on which a driver IC is mounted,
  • connection terminals divided into a plurality of connection terminal groups are formed in an area on the first substrate on which the driver IC is to be loaded, and each connection terminal group is connected to another adjacent connection terminal. Separated from the group,
  • connection terminal force has a lead wiring formed on the first substrate, and at least one separated part, two bows of two connection terminal forces adjacent to each other. Wiring lines are arranged to meet each other,
  • the first dummy electrode is disposed in the region on the first substrate up to the mounting position, and the driver IC includes a plurality of output terminals divided into a plurality of output terminal groups. Are separated from other adjacent output terminal groups, and at least two connection terminal groups adjacent to each other on the first substrate, and outputs corresponding to the two connection terminal groups. It is characterized by being mounted on the first board so as to connect the terminal group.
  • Outputs are divided into a plurality of groups and separated in a single driver IC, and each output group corresponds to a group of connection terminals on the board. It was found that electrostatic discharge occurs in a forceful part that has not been known in the past in a device board that is connected over a plurality of connection terminal groups and is used for device control. If the above configuration is adopted in such a device substrate, the dummy electrode receives the electrostatic discharge in place of the routing wiring of the portion, and as a result, it is possible to prevent destruction of circuits and elements provided in the display area. it can. Moreover, according to the said structure, the device substrate for liquid crystal display devices with little risk of electrostatic destruction can be manufactured.
  • the first dummy electrode is preferably connected to a ground electrode!
  • the device according to the present invention is preferably disposed adjacent to the lead-out wiring from the connection terminal corresponding to the end output terminal in the second dummy electrode and the third dummy electrode force driver IC. .
  • the second dummy electrode and the third dummy electrode are connected to a ground electrode.
  • an RGB switch circuit is further provided on the first substrate, and the RGB switch circuit and the connection terminal are connected to each other through the routing wiring. It is preferable that it is continued.
  • the device according to the present invention is preferably formed by bonding the substrate to a counter substrate.
  • a spacer is preferably provided between the substrate and the counter substrate.
  • the liquid crystal can be held in the device according to the present invention.
  • the driver IC is mounted in a region not facing the counter substrate.
  • the routing wiring exposed without being covered by the counter substrate is likely to be discharged. Nevertheless, according to the above configuration, the dummy electrode is received in place of the lead-out wiring of the part, and as a result, it is possible to prevent the circuit and the element provided in the display area from being destroyed.
  • a liquid crystal display device includes the above-described device.
  • FIG. 1, showing an embodiment of the present invention is a plan view showing a configuration of a main part of a driver IC mounting area on the first substrate and its periphery.
  • FIG. 2 illustrates an embodiment of the present invention, in which a driver IC is mounted on a first substrate It is a top view which shows the principal part structure of an area
  • FIG. 3 is a plan view showing a configuration of a main part of a driver IC mounting area on the first substrate and its periphery, showing an embodiment of the present invention.
  • FIG. 4 is a plan view showing the configuration of the main part of the driver IC mounting area on the first substrate and its periphery, showing an embodiment of the present invention.
  • FIG. 5 is a plan view showing a configuration of a main part of a driver IC mounting area on the first substrate and its periphery, showing an embodiment of the present invention.
  • FIG. 6 is a perspective view schematically showing a configuration of a liquid crystal display device having a three-side free outer shape in which a driver IC is mounted on only one side.
  • FIG. 7 is an enlarged plan view showing the periphery of the driver IC of the liquid crystal display device shown in FIG.
  • FIG. 8 is an enlarged plan view showing the periphery of the driver IC mounting area on the first substrate of the liquid crystal display device shown in FIG.
  • FIG. 1 to 5 are enlarged plan views showing the periphery of the driver IC 3 of the liquid crystal display device in which the driver IC is mounted on only one side having the same configuration as that of FIG. Figures 1 to 5 show the state in which the counter substrate 2 and driver IC3 are removed (device 1001). In the figure, the edge 2 of the counter substrate 2 and the driver IC mounting area 3 are indicated by dotted lines.
  • m routing wires of 100 (l) to 100 (m) 100 force driver From the IC mounting area 3, toward the RGB switch circuit 6, onto the first substrate 1 Formed, M connection terminals 200 connected to m output terminals (not shown) of driver IC3 and external connection terminals connected to a control circuit (not shown) for supplying various signals to driver IC3 8 is formed on the first substrate 1.
  • the driver IC3 is divided into a first output terminal group a that also has the first to eleventh output terminal forces and a second output terminal group b that is the (n + 1) to m # th output terminal groups. It has m output terminals.
  • the connection terminal 200 is provided on the first substrate 1 so as to be connectable to the output terminal, and the lead wiring 100 is connected to the connection terminal 200. Therefore, the routing wiring 100 includes the first routing wiring group 100a and the (n + 1) to m-th routing wiring (100 (n + 1), which have l to nth routing wiring (100 (1) to 100 (n)) forces.
  • the second routing wiring group 100b is also divided into force, and the connection terminal 200 is connected to the first to nth connection terminals (200 (1) to 200 (n)) force. It is divided into a first connection terminal group 200a and a second connection terminal group 200b of (n + 1) to m # th connection terminals (200 (n + 1) to 200 (m)).
  • the routing wires 100 are aligned at a predetermined interval (for example, about several tens of ⁇ m) on the RGB switch circuit 6 side, and the first routing wiring group 100a and the second routing wiring group are arranged on the driver IC3 side. 100b is separated by several hundreds / zm to several mm.
  • the device 1001 has a position where the routing wiring (100 (n)) and the routing wiring (100 (n + 1)) meet from the driver IC stacking region 3 ′ ( That is, the dummy electrode 9 is provided on the first substrate 1 so as to extend along the routing wiring (100 (n)) and the routing wiring (100 (n + 1)) up to the routing wiring meeting portion) 10. .
  • the dummy electrode 9 includes the routing wiring (100 (n)) and the routing wiring (100 (n + 1)). ) And from the driver IC area 3 'to the opposite substrate edge 2', preferably shown in Figure 1 Thus, it is necessary to form the wiring up to the meeting portion 10 of the routing wiring (100 (n)) and the routing wiring (100 (n + 1)).
  • the dummy electrode 9 is generated in the separation portion (between 100 (n) and 100 (n + 1)) of the routing wiring 100. Electrostatic breakdown can be prevented.
  • the dummy electrode 9 may be formed of a conductive thin film material that constitutes the wiring on the first substrate. Thereby, the manufacturing cost accompanying formation of a dummy electrode can be reduced.
  • FIG. 1 a line having the same width and length as the lead wiring is shown as the dummy electrode, but a shape spreading in a planar shape may be used as the dummy electrode.
  • the discharge generated before the driver IC is loaded is received by the dummy electrode 9 where the routing wiring 100 (n) and the routing wiring 100 (n + 1) do not receive, and as a result, the elements of the RGB switch circuit 6 Destruction can be prevented.
  • the dummy electrode 9 may be floating as shown in FIG. 1.
  • the purpose is to prevent element destruction due to discharge that may occur in a process after the driver IC is mounted.
  • the dummy electrode is a force that needs to be formed from the driver IC region 3 ′ to the edge 2 ′ of the counter substrate. In the region from the driver IC region 3 ′ to the meeting part 10 Only need not be formed. It can be said that the portion where the dummy electrode is disposed should include at least the region on the first substrate from the position of the two adjacent connection terminals to the position where the two routing wirings meet. Therefore, if there is a margin in the layout, dummy electrodes may be inserted to a position closer to the screen than the position shown in Fig. 1 (see Fig. 3).
  • the form of the dummy electrode 9 may be a form in which a plurality of dummy electrodes are inserted. (See Figure 4).
  • the second dummy electrode 9b and the third dummy electrode 9c are arranged adjacent to the routing wirings 100 (1) and 100 (m). More preferably, the second dummy electrode 9b and the third dummy electrode 9c are connected to the ground electrode 11! (See FIG. 5).
  • the electrostatic breakdown that occurs in the routing wirings 100 (1) and 100 (m), which is not only the electrostatic breakdown that occurs in the routing wirings 100 (n) and 100 (n + 1), can be suppressed.
  • the yield of the device substrate can be improved so much.
  • a dummy electrode force may be placed near a position where two lead wirings having separated starting points meet. is there.
  • This is intended to make the height of the components near the meeting portion (that is, on the substrate directly under the seal) uniform, and to make the thickness of the liquid crystal layer uniform, or between different driver ICs. The purpose of this is to prevent the electric discharge from reaching the regular wiring and electrodes.
  • dummy electrodes are arranged in a triangular empty area where there is no routing wiring group of one driver IC and no routing wiring group of the other driver IC.
  • the area covered by the counter substrate is the position of the nth output terminal and the (n + 1) th output terminal of the single driver IC (that is, the nth connection terminal and the nth connection terminal).
  • a configuration in which a dummy electrode is arranged along each routing wiring from the (n + 1) th connection terminal) has not been disclosed so far. Also, it is known that there is a unique electrostatic breakdown mode associated with the output terminal being split in the driver IC.
  • the device (device board) is a device board on which a driver IC having an output terminal for controlling m wirings is mounted on the board.
  • Output terminal force ⁇ ⁇ divided into nth terminal group and (n + 1) ⁇ m # th terminal group, and both terminal groups are separated, and on the board where driver IC is loaded M terminals and m routing wires are formed, and the routing wiring from the nth terminal and the routing wiring of the (n + 1) th terminal force meet in a predetermined area on the substrate.
  • a dummy electrode is arranged in an area on the substrate up to the position where the wiring meets.
  • the device (device substrate) according to the present invention is provided with a terminal on which a driver IC is mounted in a region on one substrate and not facing the other substrate, while a set of substrates are bonded together.
  • a device board on which a driver IC having an output terminal that controls m wirings is mounted on the other board, and m output terminals 1 to 11 in the driver IC.
  • the first terminal group and the (n + 1) to m # th terminal groups are separated from each other, and there are m terminals and m on one board on which the driver IC is mounted.
  • the routing wiring of the book In the device substrate in which the routing wiring of the book is formed and arranged so that the routing wiring of the nth terminal force and the routing wiring of the (n + 1) th terminal force meet in a predetermined region on one substrate , While the nth terminal is formed on the substrate Place the dummy in the area from the (n + 1) th terminal position to the intersection between the (n + 1) th terminal and the other board edge.
  • the electrode is disposed and is characterized by the following.
  • the RGB switch circuit 6 is further provided on the first substrate 1, and the RGB switch circuit 6 and the connection terminal 200 are connected via the routing wiring 100.
  • the device 1001 having the configuration has been described above, but by adopting this configuration, the device according to the present invention is more effective in reducing image defects caused by electrostatic breakdown by combining with the dummy pixel method. Can be prevented.
  • the output function from the driver IC3 is different between the 1st to 11th and the (n + 1) th to 111th! ,.
  • Examples of such a configuration include a configuration in which the first to nth outputs are data signals and the (n + 1) th to mth outputs are scanning signals.
  • a signal drive circuit may be configured without the RGB switch circuit 6.
  • the monolithic RGB switch circuit 6 is not arranged, and the R, G, B data signals are output directly from the driver IC 3. It is applicable even if it is made. In this case, it is possible to prevent the switching element included in the pixel from being destroyed and abnormal lighting from being caused by the destruction of the switch circuit.
  • the device according to the present invention has been described using the device 1001 having a configuration in which one driver IC 3 is provided on the first substrate 1, a plurality of driver ICs may be stacked.
  • the device according to the present invention has been described using the device 1001 having a configuration in which the driver IC 3 is stacked in the region 3 'on the first substrate 1 that does not face the counter substrate 2.
  • the driver IC stacking region 3 ′ may be provided between the first substrate 1 and the counter substrate 2 depending on the size of the counter substrate 2 as long as it is an area outside the seal 7.
  • the form to which the present invention can be applied may be a device substrate such as a flat panel detector as well as a flat display device such as a liquid crystal display device or an EL display device.
  • the force switching element in which the details of the pixel region are omitted may be a TFT or a thin film diode such as a MIM element! / ⁇ .
  • the device according to the present invention includes at least a driver IC, the driver IC has a plurality of output terminal groups, and a plurality of outputs are provided in a single driver IC. It can be said that the output group is divided and separated from each other and each output group is used for controlling the device. That is, it should be noted that a device having a substrate having a shape different from that of the present embodiment is also included in the technical scope of the present invention.
  • an object of the present invention is to prevent element breakdown (electrostatic breakdown) that has been difficult to predict in the past in a device in which a dry IC having output terminals divided into a plurality of groups is mounted on a substrate.
  • the technology is to provide a device having a substrate in which a dummy electrode of a specific form is provided in a specific part, and it depends on the material and shape of each member specifically described in this specification.
  • the device according to the present invention can be applied to a liquid crystal display device, and is particularly preferably applied to a liquid crystal display device having a substrate on which a driver IC having output terminals divided into a plurality of groups is mounted.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

A dummy electrode (9) is provided in an area of a first board (1) between connection terminals (200) corresponding to the output terminals of a driver IC (3) and the position (10) at which two roundabout lines (100(n)), 100(n+1)) from the connection terminals (200) meet. As a result, the dummy electrode (9) suffers from electrostatic discharge in place of the two roundabout lines (100(n), 100(n+1)), and thus electrostatic destruction which may occur to the circuit and elements provided on the two roundabout lines (100(n), 100(n+1)) is prevented.

Description

明 細 書  Specification
デバイス基板  Device board
技術分野  Technical field
[0001] 本発明は、ドライバ ICを積載するためのデバイス基板およびその利用に関するもの であり、より詳細にはドライバ ICがガラス基板上に積載された、いわゆる COGタイプ のデバイス基板および当該基板を用いて製造された液晶表示装置に関するものであ る。  TECHNICAL FIELD [0001] The present invention relates to a device substrate for mounting a driver IC and use thereof, and more specifically, using a so-called COG type device substrate in which a driver IC is mounted on a glass substrate and the substrate. The present invention relates to a liquid crystal display device manufactured.
背景技術  Background art
[0002] 近年、 Siウェハを基材とするドライバ ICを基板上に積載したデバイス基板 (例えば、 COG (Chip On Glass)タイプの積載形態を有する液晶表示装置)が実用化され ている。  In recent years, a device substrate (for example, a liquid crystal display device having a COG (Chip On Glass) type loading form) in which a driver IC based on a Si wafer is loaded on a substrate has been put into practical use.
[0003] COGタイプの液晶表示装置にぉ 、ては、画面を構成する配線群の各々に信号を 供給するために、ドライバ ICが積載される領域力も複数の引き回し配線が基板上に 配置されている。  [0003] For a COG type liquid crystal display device, in order to supply a signal to each of the wiring groups constituting the screen, the area force on which the driver IC is loaded is also arranged on the substrate. Yes.
[0004] 基板上に積載されるドライバ ICは、単一の場合や複数個の場合がある。一般には、 画面に対してドライバ ICのサイズが小さいので、基板上の引き回し配線はドライバ IC の積載領域力 画面領域に向力つて扇状に形成されている。  [0004] There may be a single driver IC or a plurality of driver ICs mounted on a substrate. In general, since the size of the driver IC is small with respect to the screen, the routing wiring on the board is formed in a fan shape by directing the load area of the driver IC on the screen area.
[0005] このようなデバイス基板においては、製造工程中に生じた静電気により内部素子の 破壊が生じることがよく知られている。この静電気放電(electrostatic discharge ( ESD) )および ESDによる素子破壊は、以下の箇所にお 、て生じやす 、ことがよく知 られて 、る:( 1)画面の周囲;(2)引き回し配線の 1番目および最終番目(すなわち、 扇形状の端部配線);および、(3) ICドライバが複数個積載される場合において、 1つ のドライバ に接続されるべき弓 Iき回し配線と他のドライバ ICに接続されるべき弓 Iき 回し配線とが隣接または会合する部分。  In such a device substrate, it is well known that internal elements are destroyed by static electricity generated during the manufacturing process. It is well known that electrostatic discharge (ESD) and ESD-induced device breakdown are likely to occur in the following locations: (1) Around the screen; (2) 1 of the routing wiring And (3) Bow I wiring and other driver ICs to be connected to one driver when multiple IC drivers are stacked The part to be connected to or adjacent to the bow I winding wire to be connected to.
[0006] (1)または(2)は、ラビング工程において生じる静電気に起因することが多い。また  [0006] (1) or (2) is often caused by static electricity generated in the rubbing process. Also
(3)は、ドライバ ICを積載する前または積載する際に生じることが多い。複数のドライ バ ICが別々のタイミングで積載されることによってもまた、静電気放電を引き起こす電 位差がデバイス基板上に生じやす!/ヽ。 (3) often occurs before or when the driver IC is loaded. Loading multiple driver ICs at different times can also cause electrostatic discharge. A difference in position is likely to occur on the device substrate! / ヽ.
[0007] このような静電気放電を防止するために、ダミー電極 (例えば、特許文献 1および 2 を参照のこと)またはダミー画素 (例えば、特許文献 3を参照のこと)を画面またはデバ イス基板の周囲に形成する方法が多数提案されている。さらに、短絡配線の短絡切 断後における静電気による素子の破壊を防止するための、切断後の短絡配線を接 地する技術も開示されて ヽる (例えば、特許文献 4を参照のこと)。  [0007] In order to prevent such electrostatic discharge, a dummy electrode (see, for example, Patent Documents 1 and 2) or a dummy pixel (for example, see Patent Document 3) is attached to a screen or a device substrate. Many methods for forming the periphery have been proposed. Further, a technique for grounding the short-circuited wiring after the disconnection for preventing the element from being destroyed by static electricity after the short-circuiting of the short-circuited wiring is disclosed (for example, see Patent Document 4).
特許文献 1 :日本国公開特許公報「特開平 10— 148840号公報 (公開日: 1998 (平 成 10)年 6月 2日)」  Patent Document 1: Japanese Patent Publication “Japanese Patent Laid-Open No. 10-148840 (Publication Date: June 2, 1998)”
特許文献 2 :日本国公開特許公報「特開平 6— 331997号公報 (公開日:1994 (平成 6)年 12月 2日)」  Patent Document 2: Japanese Patent Publication “JP-A-6-331997 (Publication date: December 2, 1994)”
特許文献 3 :日本国公開特許公報「特開平 3— 45934号公報 (公開日:1991 (平成 3 )年 2月 27日)」  Patent Document 3: Japanese Patent Publication “Japanese Patent Laid-Open No. 3-45934 (Publication Date: February 27, 1991)”
特許文献 4:日本国公開特許公報「特開 2005— 266111号公報 (公開日: 2005 (平 成 17)年 9月 29日)」。  Patent Document 4: Japanese Published Patent Publication “Japanese Unexamined Patent Publication No. 2005-266111 (Publication Date: September 29, 2005)”.
[0008] し力しながら、特許文献 1〜4に記載されている技術は、 ESDによる素子破壊が生 じ易 、部位として上述した( 1)〜(3)を考慮したものに過ぎず、新たな静電破壊の形 態が存在することを全く考慮して 、な 、。  [0008] However, the techniques described in Patent Documents 1 to 4 are easy to cause element destruction due to ESD, and are merely considering the above-mentioned (1) to (3) as a part. Considering the existence of various forms of electrostatic breakdown.
[0009] 本発明者らは、メイン基板上に複数のグループに分割された出力端子を有するドラ ィバ ICを積載する液晶表示装置において、ドライバ IC積載の際に従来予測困難で あった静電破壊が生じ、静電気に対する耐圧が著しく脆弱になることを見出した。本 発明者らが見出した新たな静電破壊の形態について図 6〜8に基づいて説明すると 以下の通りである。  [0009] In the liquid crystal display device in which the driver IC having the output terminals divided into a plurality of groups is mounted on the main substrate, the present inventors have made it difficult to predict the electrostatic capacity that has conventionally been difficult to predict when mounting the driver IC. It has been found that breakdown occurs and the pressure resistance against static electricity becomes extremely weak. A new form of electrostatic breakdown discovered by the present inventors will be described with reference to FIGS.
[0010] なお、本明細書中で使用される場合、「 (X番目の引き回し配線における)素子破壊  [0010] It should be noted that, as used in this specification, "element destruction (in the Xth routing wiring)
(静電破壊)」は、「 (X番目の引き回し配線上に存在する)回路やスイッチング素子を 構成する絶縁部分が短絡したり、表示電極が異常点灯したりすること」が意図される。 また、本明細書中で使用される場合、「X番目」は、特に説明しない限り図中向かって 左側から X番目が意図される。  “Electrostatic breakdown” is intended to mean “the insulation part of the circuit or switching element (existing on the Xth routing wiring) is short-circuited or the display electrode is abnormally lit”. Further, as used herein, “Xth” is intended to be Xth from the left side in the figure unless otherwise specified.
[0011] 図 6は、 1辺のみにドライバ ICが積載されているいわゆる 3辺フリーの外形を有する 液晶表示装置 (デバイス) 1000の構成を概略的に示す斜視図である。図 6に示すよ うに、液晶表示装置 1000は、第 1の基板 1と対向基板 2とを貼り合わせてなり、第 1の 基板 1上にドライバ IC3を積載している。さらに、液晶表示装置 1000において、第 1 の基板 1と対向基板 2とが対向する領域内に画素領域 4が形成されている。なお、図 6では、液晶表示装置 1000が液晶表示装置として機能するために必要な配線およ び端子を省略している。 [0011] FIG. 6 has a so-called three-side free outline in which a driver IC is mounted on only one side. 1 is a perspective view schematically showing a configuration of a liquid crystal display device (device) 1000. FIG. As shown in FIG. 6, the liquid crystal display device 1000 is formed by bonding a first substrate 1 and a counter substrate 2, and a driver IC 3 is mounted on the first substrate 1. Further, in the liquid crystal display device 1000, a pixel region 4 is formed in a region where the first substrate 1 and the counter substrate 2 face each other. In FIG. 6, wirings and terminals necessary for the liquid crystal display device 1000 to function as a liquid crystal display device are omitted.
[0012] 図 7および図 8は、図 6に示す液晶表示装置 1000のドライバ IC3周辺を拡大して示 す平面図である。図 7に示すデバイス 1004は、対向基板 2を取り除いた状態を示し、 図 8に示すデバイス 1004'は、さらにドライバ ICを取り除いた状態を示す。図中、対 向基板 2のエッジ 2,およびドライバ ICが積載されるべき第 1の基板上の領域 (すなわ ち、ドライバ IC積載領域) 3'を点線で示す。  FIG. 7 and FIG. 8 are enlarged plan views showing the periphery of the driver IC 3 of the liquid crystal display device 1000 shown in FIG. A device 1004 shown in FIG. 7 shows a state where the counter substrate 2 is removed, and a device 1004 ′ shown in FIG. 8 shows a state where the driver IC is further removed. In the figure, the edge 2 of the opposite substrate 2 and the area on the first board on which the driver IC is to be loaded (that is, the driver IC loading area) 3 ′ are indicated by dotted lines.
[0013] なお、液晶表示装置 1000において、第 1の基板 1と対向基板 2との間の空間に液 晶が満たされており、図 7および図 8に示すシール 7によって液晶が漏れ出さないよう に封着されている。  In liquid crystal display device 1000, liquid crystal is filled in the space between first substrate 1 and counter substrate 2, so that liquid crystal does not leak by seal 7 shown in FIGS. 7 and 8. Is sealed.
[0014] 画素領域 4には、第 1の基板 1上にモノリシック化された走査駆動回路 (ゲートドライ ノ ) 5からの S本のゲート電極と、第 1の基板 1上にモノリシック化された RGBスィッチ 回路 6からの m X 3本のソース電極とが具備されており、 S X m X 3個の画素のそれぞ れには、 TFT、ゲートバスライン(走査配線)およびソースノ スライン (信号配線)とが 具備されている。  In the pixel region 4, S gate electrodes from the scan driving circuit (gate driver) 5 monolithically formed on the first substrate 1 and RGB monolithically formed on the first substrate 1 M x 3 source electrodes from switch circuit 6, and each of SX m x 3 pixels has TFT, gate bus line (scanning wiring) and source nose line (signal wiring). Is provided.
[0015] 尚、 RGBスィッチ回路を用いた駆動方法はセレクタ方式または SSD (Source Sh ared Driving)とも呼称されことがある。この駆動方法に係る回路は外部カゝら供給さ れる信号を時分割で複数の信号線に振り分ける回路である。ここで、どのように外部 信号を振り分けるかは、デバイス仕様を考慮して当業者が決定すべき裁量範囲であ る。したがって 1本の外部信号がシェアリングする信号線の本数は 3本に限られず、ま た振り分けられる先の信号線が制御する色は Red, Green, Blueに制限されるわけ ではない。本明細書ではこのような回路を便宜上 RGBスィッチ回路と称することにす る。  [0015] The driving method using the RGB switch circuit is sometimes called a selector method or SSD (Source Shared Driving). A circuit according to this driving method is a circuit that distributes a signal supplied from an external cover to a plurality of signal lines in a time division manner. Here, how to distribute external signals is within the discretion of a person skilled in the art to determine in consideration of device specifications. Therefore, the number of signal lines shared by one external signal is not limited to three, and the colors controlled by the signal lines to which the signals are distributed are not limited to Red, Green, and Blue. In this specification, such a circuit is called an RGB switch circuit for convenience.
[0016] 図 7に示すように、 100 (l)〜100 (m)からなる m本の引き回し配線 100力 ドライ バ IC3から RGBスィッチ回路 6に向けて第 1の基板 1上に形成されている。また、図 8 に示すように、ドライバ IC3の m個の出力端子(図中に示さず)と接続される m個の接 続端子 200およびドライバ IC3に各種信号を供給する制御回路(図示せず)と接続さ れる外部接続端子 8が第 1の基板 1上に形成されている。 [0016] As shown in FIG. 7, m lead wires consisting of 100 (l) to 100 (m) 100 forces dry It is formed on the first substrate 1 from the IC 3 to the RGB switch circuit 6. Further, as shown in FIG. 8, a control circuit (not shown) for supplying various signals to the m connecting terminals 200 connected to the m output terminals (not shown) of the driver IC3 and the driver IC3. The external connection terminal 8 is formed on the first substrate 1.
[0017] ドライバ IC3は、 1〜11番目の出力端子力もなる第 1の出力端子群 aと (n+ 1)〜m# 目の出力端子カゝらなる第 2の出力端子群 bとに分割されて ヽる m個の出力端子を有 している。 [0017] The driver IC3 is divided into a first output terminal group a that also has the first to eleventh output terminal forces and a second output terminal group b that is the (n + 1) to m # th output terminal groups. It has m output terminals.
[0018] 接続端子 200は、出力端子と接続可能に第 1の基板 1上に設けられており、引き回 し配線 100は、接続端子 200と連結している。よって、引き回し配線 100は、図 7に示 すように、 l〜n番目の引き回し配線(100 (1)〜100 (11) )からなる第1の引き回し配 線群 100aと(n+ 1)〜111番目の引き回し配線(100 (n+ 1)〜: LOO (m) )力らなる第 2 の引き回し配線群 100bとに分割されており、接続端子 200は、図 7に示すように、 1 〜!!番目の接続端子(200 (1)〜200 (n) )力もなる第 1の接続端子群 200aと (n+ 1) 〜m#目の接続端子(200 (n+ 1)〜200 (m) )力もなる第 2の接続端子群 200bとに 分割されている。  The connection terminal 200 is provided on the first substrate 1 so as to be connectable to the output terminal, and the routing wiring 100 is connected to the connection terminal 200. Therefore, as shown in FIG. 7, the routing wiring 100 includes first routing wiring groups 100a and (n + 1) to 111 consisting of l to nth routing wirings (100 (1) to 100 (11)). The second routing wiring (100 (n + 1) to: LOO (m)) is divided into the second routing wiring group 100b, and the connection terminal 200 is 1 to!, As shown in FIG. ! 1st connection terminal group 200a (200 (1) to 200 (n)) force and (n + 1) to m # connection terminal (200 (n + 1) to 200 (m)) force Into a second connection terminal group 200b.
[0019] 引き回し配線 100は、 RGBスィッチ回路 6側では所定の間隔 (ピッチ)で整列してい る力 ドライバ IC3側では第 1の引き回し配線群 100aと第 2の引き回し配線群 100bと が離間されている。  [0019] The routing wiring 100 is arranged at a predetermined interval (pitch) on the RGB switch circuit 6 side. On the side of the force driver IC3, the first routing wiring group 100a and the second routing wiring group 100b are separated from each other. Yes.
[0020] 図 7に示すデバイス 1004および図 8に示すデバイス 1004'では、走査駆動回路 5 は、第 1の基板 1上にモノリシック化されて形成されており、所定のタイミングで S本の ゲートバスラインを制御して画素を 1行ずつ書き込み得る選択状態となる。なお、図中 では、走査駆動回路 5に信号を供給するための配線および端子を省略している。  In the device 1004 shown in FIG. 7 and the device 1004 ′ shown in FIG. 8, the scan driving circuit 5 is monolithically formed on the first substrate 1, and S gate buses are formed at a predetermined timing. The line is controlled so that pixels can be written row by row. In the drawing, wirings and terminals for supplying signals to the scanning drive circuit 5 are omitted.
[0021] 信号駆動回路は、第 1の基板 1上にモノリシック化された RGBスィッチ回路 6および 外付けのドライバ IC3から構成されている。 RGBスィッチ回路 6は、ドライバ IC3から 引き回し配線 100を介して順々に供給される RGBデータ信号を、所定のタイミングで R、 G、 B各 m本ずつのソースバスラインに振り分ける。  The signal drive circuit is composed of an RGB switch circuit 6 monolithically formed on the first substrate 1 and an external driver IC 3. The RGB switch circuit 6 distributes the RGB data signals sequentially supplied from the driver IC 3 through the routing wiring 100 to m source bus lines for each of R, G, and B at a predetermined timing.
[0022] 図 6に示すような構成を有する液晶表示装置では、 1つのデバイスに積載するドライ バ ICは 1個であるので、ドライバ ICの積載工程回数が多いこと (すなわち、放電を受 ける機会が多いこと)に起因する素子破壊は少ないはずであり、静電気による素子破 壊は、 1番目の引き回し配線(100 (1) )および m番目の引き回し配線(100 (m) )に おいて多く生じるはずである。 In the liquid crystal display device having the configuration as shown in FIG. 6, since there is one driver IC mounted on one device, the number of driver IC mounting processes is large (that is, discharge is received). Device destruction due to the large number of chances), and the device destruction due to static electricity should occur in the first routing wiring (100 (1)) and the mth routing wiring (100 (m)). Many should occur.
[0023] 本発明者は、図 7に示すような構成を有するデバイス 1004において耐圧実験を実 施した。調べた部位 A、 Bおよび C (A:引き回し配線 100 (n)または 100 (n+ l)、 B : 引き回し配線 100 (1)または 100 (m)、C :これら以外の引き回し配線)における耐圧 の程度は、 B< C Aであると予測されていた。  [0023] The present inventor conducted a withstand voltage experiment on the device 1004 having the configuration shown in FIG. Degree of withstand voltage at the examined parts A, B and C (A: Leading wiring 100 (n) or 100 (n + l), B: Leading wiring 100 (1) or 100 (m), C: Other routing wiring) Was predicted to be B <CA.
[0024] また、厳密に比較すれば、上記部位 B (引き回し配線 100 (1)または 100 (m) )近傍 における電極パターンの粗密の程度と、上記部位 A (引き回し配線 100 (n)または 10 0 (n+ 1) )近傍における電極パターンの粗密が若干似て 、ることから、上記部位 Bの 素子破壊は、上記部位 Aと同程度であるとも考えられた。  [0024] Further, in a strict comparison, the degree of density of the electrode pattern in the vicinity of the part B (the routing wiring 100 (1) or 100 (m)) and the part A (the routing wiring 100 (n) or 100 0) Since the density of the electrode pattern in the vicinity of (n + 1)) is slightly similar, it was considered that the element breakdown of the part B was almost the same as that of the part A.
[0025] し力しながら、予想に反して実際には A< B< Cであり、 Aが最も静電気に対して脆 弱であることがわ力つた。特に、ドライバ ICを積載する前の状態での耐圧の程度が低 かった。このような、 Aが著しく素子破壊されやすいという結果は、当該分野における 技術水準 (例えば、特許文献 1〜4などに記載の技術)力 到底予想し得るものでは なかった。  [0025] However, contrary to expectations, A <B <C, and it was found that A was the most vulnerable to static electricity. In particular, the level of withstand voltage before mounting the driver IC was low. Such a result that A is remarkably susceptible to element destruction could not be expected at all from the technical level in the field (for example, the techniques described in Patent Documents 1 to 4, etc.).
[0026] 本発明は、上記の問題点に鑑みてなされたものであり、その目的は、特定の出力形 態を有するドライバ ICを積載したデバイス基板において生じ得る従来予測困難な静 電破壊を防止することにある。  [0026] The present invention has been made in view of the above-described problems, and its purpose is to prevent electrostatic breakdown that has conventionally been difficult to predict that may occur in a device substrate on which a driver IC having a specific output form is mounted. There is to do.
発明の開示  Disclosure of the invention
[0027] 本発明に係るデバイスは、ドライバ ICが積載されている第 1の基板を有し、  [0027] A device according to the present invention has a first substrate on which a driver IC is mounted,
ドライバ ICが積載されるべき第 1の基板上の領域内には、複数の接続端子群に分 割された複数の接続端子が形成されており、各接続端子群は隣接する他の接続端 子群との間で離間されており、  A plurality of connection terminals divided into a plurality of connection terminal groups are formed in an area on the first substrate on which the driver IC is to be loaded, and each connection terminal group is connected to another adjacent connection terminal. Separated from the group,
各接続端子力ゝらは引き回し配線が第 1の基板上に形成されており、少なくとも 1箇所 の離間された部位に関し、その部位をはさんで隣接する 2つの接続端子力もの 2本の 弓 Iき回し配線は、互 、に会合するように配置されており、  Each connection terminal force has a lead wiring formed on the first substrate, and at least one separated part, two bows of two connection terminal forces adjacent to each other. Wiring lines are arranged to meet each other,
当該隣接する 2つの接続端子の位置から、当該 2本の引き回し配線が会合する位 置までの第 1の基板上の領域には、第 1のダミー電極が配置されており、 当該ドライバ ICは、複数の出力端子群に分割された複数の出力端子を備え、各出 力端子群は隣接する他の出力端子群との間で離間されており、第 1の基板上の当該 部位をはさんで隣接する少なくとも 2つの接続端子群と、当該 2つの接続端子群に対 応する出力端子群とを接続するように第 1の基板上に積載されていることを特徴とし ている。 Position where the two routing wires meet from the position of the two adjacent connection terminals The first dummy electrode is disposed in the region on the first substrate up to the mounting position, and the driver IC includes a plurality of output terminals divided into a plurality of output terminal groups. Are separated from other adjacent output terminal groups, and at least two connection terminal groups adjacent to each other on the first substrate, and outputs corresponding to the two connection terminal groups. It is characterized by being mounted on the first board so as to connect the terminal group.
[0028] 単一のドライバ IC内にて出力(出力端子)が複数の群に分割されかつ離間されて おり、それぞれの出力群が基板上の接続端子群と対応し、単一のドライバ ICが複数 の接続端子群にわたって接続し、その結果デバイスの制御に利用されるデバイス基 板において、従来では知られていな力つた部位で静電気放電が生じることを見出し た。このようなデバイス基板において上記構成を採用すれば、上記静電気放電をそ の部位の引き回し配線に代わってダミー電極が受け、その結果、表示領域に設けら れた回路および素子の破壊を防ぐことができる。また、上記構成によれば、静電破壊 の危険性が少ない液晶表示装置用デバイス基板を製造することができる。  [0028] Outputs (output terminals) are divided into a plurality of groups and separated in a single driver IC, and each output group corresponds to a group of connection terminals on the board. It was found that electrostatic discharge occurs in a forceful part that has not been known in the past in a device board that is connected over a plurality of connection terminal groups and is used for device control. If the above configuration is adopted in such a device substrate, the dummy electrode receives the electrostatic discharge in place of the routing wiring of the portion, and as a result, it is possible to prevent destruction of circuits and elements provided in the display area. it can. Moreover, according to the said structure, the device substrate for liquid crystal display devices with little risk of electrostatic destruction can be manufactured.
[0029] 本発明に係るデバイスにおいて、上記第 1のダミー電極は接地電極に接続されて 、ることが好まし!/、。  [0029] In the device according to the present invention, the first dummy electrode is preferably connected to a ground electrode!
[0030] 上記構成によれば、従来正規の電極と接続されることによって生じる容量負荷の増 カロ、および当該容量負荷に起因する電極の駆動不良を回避することができる。  [0030] According to the configuration described above, it is possible to avoid the increase in the capacitive load caused by the connection with the regular electrode and the drive failure of the electrode due to the capacitive load.
[0031] 本発明に係るデバイスは、第 2のダミー電極および第 3のダミー電極力 ドライバ IC における端部出力端子に対応する接続端子からの引き回し配線に隣接して配置さ れていることが好ましい。 [0031] The device according to the present invention is preferably disposed adjacent to the lead-out wiring from the connection terminal corresponding to the end output terminal in the second dummy electrode and the third dummy electrode force driver IC. .
[0032] 上記構成によれば、従来公知の静電破壊をも十分回避することができる。 [0032] According to the above configuration, it is possible to sufficiently avoid conventionally known electrostatic breakdown.
[0033] 本発明に係るデバイスにおいて、第 2のダミー電極および第 3のダミー電極は接地 電極に接続されて ヽることが好ま 、。 [0033] In the device according to the present invention, it is preferable that the second dummy electrode and the third dummy electrode are connected to a ground electrode.
[0034] 上記構成によれば、従来正規の電極と接続されることによって生じる容量負荷の増 カロ、および当該容量負荷に起因する電極の駆動不良を回避することができる。 [0034] According to the above configuration, it is possible to avoid the increase in the capacitive load caused by the connection with the conventional regular electrode and the drive failure of the electrode due to the capacitive load.
[0035] 本発明に係るデバイスにおいて、第 1の基板上に RGBスィッチ回路がさらに備えら れており、上記引き回し配線を介して当該 RGBスィッチ回路と上記接続端子とが接 続されていることが好ましい。 In the device according to the present invention, an RGB switch circuit is further provided on the first substrate, and the RGB switch circuit and the connection terminal are connected to each other through the routing wiring. It is preferable that it is continued.
[0036] 上記構成によれば、ダミー画素法と組み合わせることにより、静電破壊に起因する 画像不良をより効果的に防止することができる。  [0036] According to the above configuration, image defects caused by electrostatic breakdown can be more effectively prevented by combining with the dummy pixel method.
[0037] 本発明に係るデバイスにお 、て、上記ドライバ ICは複数個積載されて 、ることが好 ましい。 [0037] In the device according to the present invention, it is preferable that a plurality of the driver ICs are stacked.
[0038] 上記構成によれば、各ドライバ ICの複数の機能を組み合わせて出力することができ る。  [0038] According to the above configuration, a plurality of functions of each driver IC can be combined and output.
[0039] 本発明に係るデバイスは、上記基板を対向基板と貼り合わせてなることが好ま ヽ  [0039] The device according to the present invention is preferably formed by bonding the substrate to a counter substrate.
[0040] 本発明に係るデバイスは、上記基板と上記対向基板との間にスぺーサが設けられ ていることが好ましい。 [0040] In the device according to the present invention, a spacer is preferably provided between the substrate and the counter substrate.
[0041] 上記構成によれば、本発明に係るデバイス中に液晶を保持することができる。  [0041] According to the above configuration, the liquid crystal can be held in the device according to the present invention.
[0042] 本発明に係るデバイスにお 、て、上記ドライバ ICは上記対向基板と対向しな ヽ領 域に積載されて ヽることが好ま 、。 [0042] In the device according to the present invention, it is preferable that the driver IC is mounted in a region not facing the counter substrate.
[0043] 対向基板に覆われずに暴露されている引き回し配線は放電が及び易い。にもかか わらず、上記構成によれば、その部位の引き回し配線に代わってダミー電極が受け、 その結果、表示領域に設けられた回路および素子の破壊を防ぐことができる。 The routing wiring exposed without being covered by the counter substrate is likely to be discharged. Nevertheless, according to the above configuration, the dummy electrode is received in place of the lead-out wiring of the part, and as a result, it is possible to prevent the circuit and the element provided in the display area from being destroyed.
[0044] 本発明に係る液晶表示装置は、上記のデバイスが備えられていることを特徴として いる。 [0044] A liquid crystal display device according to the present invention includes the above-described device.
[0045] 上記構成によれば、静電破壊の危険性が少な 、液晶表示装置を製造することがで きる。  [0045] According to the above configuration, it is possible to manufacture a liquid crystal display device with less risk of electrostatic breakdown.
[0046] 本発明のさらに他の目的、特徴、および優れた点は、以下に示す記載によって十 分わ力るであろう。また、本発明の利益は、添付図面を参照した次の説明で明白にな るであろう。  [0046] Still other objects, features, and advantages of the present invention will be sufficiently enhanced by the following description. The benefits of the present invention will become apparent from the following description with reference to the accompanying drawings.
図面の簡単な説明  Brief Description of Drawings
[0047] [図 1]本発明の一実施形態を示すものであり、第 1の基板上におけるドライバ IC積載 領域およびその周辺の要部構成を示す平面図である。  FIG. 1, showing an embodiment of the present invention, is a plan view showing a configuration of a main part of a driver IC mounting area on the first substrate and its periphery.
[図 2]本発明の一実施形態を示すものであり、第 1の基板上におけるドライバ IC積載 領域およびその周辺の要部構成を示す平面図である。 FIG. 2 illustrates an embodiment of the present invention, in which a driver IC is mounted on a first substrate It is a top view which shows the principal part structure of an area | region and its periphery.
圆 3]本発明の一実施形態を示すものであり、第 1の基板上におけるドライバ IC積載 領域およびその周辺の要部構成を示す平面図である。 FIG. 3 is a plan view showing a configuration of a main part of a driver IC mounting area on the first substrate and its periphery, showing an embodiment of the present invention.
圆 4]本発明の一実施形態を示すものであり、第 1の基板上におけるドライバ IC積載 領域およびその周辺の要部構成を示す平面図である。 FIG. 4 is a plan view showing the configuration of the main part of the driver IC mounting area on the first substrate and its periphery, showing an embodiment of the present invention.
圆 5]本発明の一実施形態を示すものであり、第 1の基板上におけるドライバ IC積載 領域およびその周辺の要部構成を示す平面図である。 FIG. 5 is a plan view showing a configuration of a main part of a driver IC mounting area on the first substrate and its periphery, showing an embodiment of the present invention.
[図 6]1辺のみにドライバ ICが積載された 3辺フリーの外形を有する液晶表示装置の 構成を概略的に示す斜視図である。  FIG. 6 is a perspective view schematically showing a configuration of a liquid crystal display device having a three-side free outer shape in which a driver IC is mounted on only one side.
[図 7]図 7は、図 6に示す液晶表示装置のドライバ ICの周辺を拡大して示す平面図で ある。  FIG. 7 is an enlarged plan view showing the periphery of the driver IC of the liquid crystal display device shown in FIG.
[図 8]図 8は、図 6に示す液晶表示装置の第 1の基板上におけるドライバ IC積載領域 の周辺を拡大して示す平面図である。  FIG. 8 is an enlarged plan view showing the periphery of the driver IC mounting area on the first substrate of the liquid crystal display device shown in FIG.
符号の説明 Explanation of symbols
1 基板 (第 1の基板)  1 substrate (first substrate)
2 対向基板  2 Counter substrate
2, 対向基板のエッジ  2, Edge of counter substrate
3 ドライバ IC  3 Driver IC
3, ドライバ IC積載領域  3, Driver IC loading area
4 画素領域  4 pixel area
5 走査駆動回路  5 Scan driver circuit
6 RGBスィッチ回路  6 RGB switch circuit
7 シール  7 Seal
8 外部接続端子  8 External connection terminal
9 ダミー電極 (第 1のダミ、一電極)  9 Dummy electrode (1st electrode, 1 electrode)
9a ダミー電極 (第 1のダミ -電極)  9a Dummy electrode (first dummy electrode)
9a' ダミー電極 (第 1のダミ -電極)  9a 'dummy electrode (first dummy electrode)
9a" ダミー電極 (第 1のダミー -電極) 9b 第 2のダミー電極 9a "dummy electrode (first dummy-electrode) 9b Second dummy electrode
9c 第 3のダミー電極  9c Third dummy electrode
10 2本の引き回し配線が会合する位置 (会合部)  10 Position where two routing lines meet (meeting part)
11 接地電極(アース)  11 Ground electrode (earth)
100 引き回し配線  100 Lead wiring
100a 第 1の引き回し配線群  100a First routing wiring group
100b 第 2の引き回し配線群  100b Second routing wiring group
100 (1) 1番目の引き回し配線  100 (1) First routing wiring
100 (n) n番目の引き回し配線  100 (n) nth routing wire
100 (n+ 1) (n+ 1)番目の引き回し配線  100 (n + 1) (n + 1) th routing
100 (m) m番目の引き回し配線  100 (m) mth routing
200 接続端子  200 connection terminals
200a 第 1の接続端子群  200a First connection terminal group
200b 第 2の接続端子群  200b Second connection terminal group
200 (1) 1番目の接続端子  200 (1) First connection terminal
200 (n) n番目の接続端子  200 (n) nth connection terminal
200 (n+ 1) (n+ 1)番目の接続端子  200 (n + 1) (n + 1) th connection terminal
200 (m) m番目の接続端子  200 (m) mth connection terminal
1000 液晶表示装置  1000 LCD device
1001 デバイス (デバイス基板)  1001 device (device board)
発明を実施するための最良の形態  BEST MODE FOR CARRYING OUT THE INVENTION
[0049] 本発明の一実施形態について図 1〜5に基づいて説明すると以下の通りである。 [0049] One embodiment of the present invention is described below with reference to Figs.
[0050] 図 1〜5は、図 6と同様の構成を有する 1辺のみにドライバ ICが積載されている液晶 表示装置のドライバ IC3周辺を拡大して示す平面図である。なお、図 1〜5は、液晶 表示装置力も対向基板 2およびドライバ IC3を取り除いた状態 (デバイス 1001)を示 す。図中、対向基板 2のエッジ 2,およびドライバ IC積載領域 3,を点線で示す。 1 to 5 are enlarged plan views showing the periphery of the driver IC 3 of the liquid crystal display device in which the driver IC is mounted on only one side having the same configuration as that of FIG. Figures 1 to 5 show the state in which the counter substrate 2 and driver IC3 are removed (device 1001). In the figure, the edge 2 of the counter substrate 2 and the driver IC mounting area 3 are indicated by dotted lines.
[0051] 図 1に示すように、 100 (l)〜100 (m)からなる m本の引き回し配線 100力 ドライ バ IC積載領域 3,から RGBスィッチ回路 6に向けて第 1の基板 1上に形成されており、 ドライバ IC3の m個の出力端子(図中に示さず)と接続される m個の接続端子 200、 およびドライバ IC3に各種信号を供給する制御回路(図示せず)と接続される外部接 続端子 8が第 1の基板 1上に形成されている。 [0051] As shown in FIG. 1, m routing wires of 100 (l) to 100 (m) 100 force driver From the IC mounting area 3, toward the RGB switch circuit 6, onto the first substrate 1 Formed, M connection terminals 200 connected to m output terminals (not shown) of driver IC3 and external connection terminals connected to a control circuit (not shown) for supplying various signals to driver IC3 8 is formed on the first substrate 1.
[0052] ドライバ IC3は、 1〜11番目の出力端子力もなる第 1の出力端子群 aと (n+ 1)〜m# 目の出力端子カゝらなる第 2の出力端子群 bとに分割されて ヽる m個の出力端子を有 している。接続端子 200は、出力端子と接続可能に第 1の基板 1上に設けられており 、引き回し配線 100は、接続端子 200と連結している。よって、引き回し配線 100は、 l〜n番目の引き回し配線(100 (1)〜100 (n) )力もなる第 1の引き回し配線群 100a と(n+ 1)〜m番目の引き回し配線(100 (n+ 1)〜100 (m) )力もなる第 2の引き回し 配線群 100bとに分割されており、接続端子 200は、 l〜n番目の接続端子(200 (1) 〜200 (n) )力らなる第 1の接続端子群 200aと (n+ 1)〜m#目の接続端子(200 (n + 1)〜200 (m) )力 なる第 2の接続端子群 200bとに分割されて 、る。  [0052] The driver IC3 is divided into a first output terminal group a that also has the first to eleventh output terminal forces and a second output terminal group b that is the (n + 1) to m # th output terminal groups. It has m output terminals. The connection terminal 200 is provided on the first substrate 1 so as to be connectable to the output terminal, and the lead wiring 100 is connected to the connection terminal 200. Therefore, the routing wiring 100 includes the first routing wiring group 100a and the (n + 1) to m-th routing wiring (100 (n + 1), which have l to nth routing wiring (100 (1) to 100 (n)) forces. ) To 100 (m)) The second routing wiring group 100b is also divided into force, and the connection terminal 200 is connected to the first to nth connection terminals (200 (1) to 200 (n)) force. It is divided into a first connection terminal group 200a and a second connection terminal group 200b of (n + 1) to m # th connection terminals (200 (n + 1) to 200 (m)).
[0053] 引き回し配線 100は、 RGBスィッチ回路 6側では所定の間隔 (例えば数 10 μ m程 度)で整列しており、ドライバ IC3側では第 1の引き回し配線群 100aと第 2の引き回し 配線群 100bとが数百/ z m〜数 mm程度に離間されている。  [0053] The routing wires 100 are aligned at a predetermined interval (for example, about several tens of μm) on the RGB switch circuit 6 side, and the first routing wiring group 100a and the second routing wiring group are arranged on the driver IC3 side. 100b is separated by several hundreds / zm to several mm.
[0054] 隣接する 2本の引き回し配線(100 (n)および 100 (n+ 1) )の配線長が大きく異な ると画面表示に反映してしまうので、隣接する 2本の弓 Iき回し配線を等距離配線にす ることが好ましい。隣接する 2本の引き回し配線を等距離配線にするためには、図 1 〜5に示すように、 n番目の引き回し配線(100 (n) )に比べて(n+ 1)番目の引き回し 配線(100 (n+ 1) )が多数回屈曲して図 1〜5に示すように会合して会合部 10を形 成する。  [0054] If the wiring lengths of two adjacent routing wires (100 (n) and 100 (n + 1)) differ greatly, they will be reflected on the screen display. It is preferable to use equidistant wiring. To make two adjacent routing wires equidistant, the (n + 1) th routing wire (100) compared to the nth routing wire (100 (n)), as shown in Figs. (n + 1)) bends many times and meets to form the meeting part 10 as shown in FIGS.
[0055] 図 1に示すように、本実施形態に係るデバイス 1001は、ドライバ IC積載領域 3 'から 引き回し配線(100 (n) )と引き回し配線(100 (n+ 1) )とが会合する位置 (すなわち、 引き回し配線会合部) 10まで、引き回し配線(100 (n) )と引き回し配線(100 (n+ 1) )とに沿うようにダミー電極 9を第 1の基板 1上に備えることを特徴とする。  As shown in FIG. 1, the device 1001 according to the present embodiment has a position where the routing wiring (100 (n)) and the routing wiring (100 (n + 1)) meet from the driver IC stacking region 3 ′ ( That is, the dummy electrode 9 is provided on the first substrate 1 so as to extend along the routing wiring (100 (n)) and the routing wiring (100 (n + 1)) up to the routing wiring meeting portion) 10. .
[0056] 対向基板に覆われずに暴露されている引き回し配線に対して放電が及び易いこと を考慮すると、ダミー電極 9は、引き回し配線(100 (n) )と引き回し配線(100 (n+ 1) )とに沿って、ドライバ IC領域 3'から対向基板のエッジ 2'まで、好ましくは図 1に図示 するように引き回し配線(100 (n) )と引き回し配線(100 (n+ 1) )との会合部 10まで に形成することが必要である。 [0056] In consideration of the fact that the discharge is easily applied to the routing wiring that is exposed without being covered by the counter substrate, the dummy electrode 9 includes the routing wiring (100 (n)) and the routing wiring (100 (n + 1)). ) And from the driver IC area 3 'to the opposite substrate edge 2', preferably shown in Figure 1 Thus, it is necessary to form the wiring up to the meeting portion 10 of the routing wiring (100 (n)) and the routing wiring (100 (n + 1)).
[0057] このような部位にダミー電極 9を配置することにより、本実施形態に係るデバイス 10 01では、引き回し配線 100の離間部(100 (n)と 100 (n+ 1)との間)において生じる 静電破壊を防止することができる。  [0057] By arranging the dummy electrode 9 in such a part, in the device 1001 according to the present embodiment, the dummy electrode 9 is generated in the separation portion (between 100 (n) and 100 (n + 1)) of the routing wiring 100. Electrostatic breakdown can be prevented.
[0058] また、ダミー電極 9は、第 1の基板上の配線を構成する導電性の薄膜材料で形成さ れてもよい。これにより、ダミー電極の形成に伴う製造コストを低減することができる。  In addition, the dummy electrode 9 may be formed of a conductive thin film material that constitutes the wiring on the first substrate. Thereby, the manufacturing cost accompanying formation of a dummy electrode can be reduced.
[0059] 図 1において、ダミー電極として引き回し配線と同程度の幅および長さを有するライ ンを示しているが、面状に広がる形状のものをダミー電極として用いてもよい。これに より、ドライバ ICを積載する前に生じた放電を、引き回し配線 100 (n)および引き回し 配線 100 (n+ 1)が受けることなぐダミー電極 9が受け、その結果、 RGBスィッチ回 路 6の素子破壊を防ぐことができる。  In FIG. 1, a line having the same width and length as the lead wiring is shown as the dummy electrode, but a shape spreading in a planar shape may be used as the dummy electrode. As a result, the discharge generated before the driver IC is loaded is received by the dummy electrode 9 where the routing wiring 100 (n) and the routing wiring 100 (n + 1) do not receive, and as a result, the elements of the RGB switch circuit 6 Destruction can be prevented.
[0060] また、本実施形態において、ダミー電極 9は、図 1に示すようにフローティングであつ てもよいが、ドライバ ICが積載された後の工程において生じ得る放電による素子破壊 を防ぐことを目的として、ダミー電極を接地させておくことが好ましい。接地は、図 2に 示すように、ダミー電極 9,を、第 1の基板 1上のドライバ IC積載領域 3,内に予め形成 した接地電極 11と接続させることにより容易に実現することができる。  In the present embodiment, the dummy electrode 9 may be floating as shown in FIG. 1. However, the purpose is to prevent element destruction due to discharge that may occur in a process after the driver IC is mounted. As described above, it is preferable to ground the dummy electrode. As shown in FIG. 2, the ground can be easily realized by connecting the dummy electrode 9 to the ground electrode 11 formed in advance in the driver IC mounting area 3 on the first substrate 1.
[0061] ダミー電極が、特許文献 2に記載されるように正規の電極に接続されている場合は 、製造した液晶表示装置において、対向電極により容量負荷が増大し当該正規の電 極の駆動に不具合が生じてしまう。しかし、本実施形態に従えば、容量負荷の増加、 および当該容量負荷に起因する電極の駆動不良を回避することができる。  When the dummy electrode is connected to the regular electrode as described in Patent Document 2, in the manufactured liquid crystal display device, the capacitive load is increased by the counter electrode, and the regular electrode is driven. A malfunction will occur. However, according to the present embodiment, it is possible to avoid an increase in capacitive load and electrode drive failure due to the capacitive load.
[0062] なお、上述したように、ダミー電極は、ドライバ IC領域 3'から対向基板のエッジ 2 'ま でに形成される必要がある力 ドライバ IC領域 3'から会合部 10までの領域内にのみ 形成される必要はない。ダミー電極が配置される部位は、隣接する 2つの接続端子の 位置から、当該 2本の引き回し配線が会合する位置までの第 1の基板上の領域を少 なくとも含めばよいともいえる。よって、レイアウトに余裕がある場合は、図 1に図示す る位置よりも画面に近接した位置まで、ダミー電極を挿入させてもよい(図 3を参照の こと)。また、ダミー電極 9の形態は、複数のダミー電極を挿入する形態であってもよい (図 4を参照のこと)。 As described above, the dummy electrode is a force that needs to be formed from the driver IC region 3 ′ to the edge 2 ′ of the counter substrate. In the region from the driver IC region 3 ′ to the meeting part 10 Only need not be formed. It can be said that the portion where the dummy electrode is disposed should include at least the region on the first substrate from the position of the two adjacent connection terminals to the position where the two routing wirings meet. Therefore, if there is a margin in the layout, dummy electrodes may be inserted to a position closer to the screen than the position shown in Fig. 1 (see Fig. 3). The form of the dummy electrode 9 may be a form in which a plurality of dummy electrodes are inserted. (See Figure 4).
[0063] さらに、本実施形態に係るデバイスは、第 2のダミー電極 9bおよび第 3のダミー電極 9cが、引き回し配線 100 (1)および 100 (m)に隣接して配置されていることが好まし く、第 2のダミー電極 9bおよび第 3のダミー電極 9cは接地電極 11に接続されて!、るこ とがより好ましい(図 5を参照のこと)。  Furthermore, in the device according to the present embodiment, it is preferable that the second dummy electrode 9b and the third dummy electrode 9c are arranged adjacent to the routing wirings 100 (1) and 100 (m). More preferably, the second dummy electrode 9b and the third dummy electrode 9c are connected to the ground electrode 11! (See FIG. 5).
[0064] これにより、引き回し配線 100 (n)および 100 (n+ 1)において生じる静電破壊だけ ではなぐ引き回し配線 100 (1)および 100 (m)において生じる静電破壊を抑制する ことができ、その結果、デバイス基板の歩留まりをいつそう向上させることができる。  [0064] As a result, the electrostatic breakdown that occurs in the routing wirings 100 (1) and 100 (m), which is not only the electrostatic breakdown that occurs in the routing wirings 100 (n) and 100 (n + 1), can be suppressed. As a result, the yield of the device substrate can be improved so much.
[0065] 従来、複数個のドライバ ICが積載された COG実装タイプの液晶表示装置において 、離間された出発点を有する 2本の引き回し配線の会合する位置付近にダミー電極 力 己置されることがある。  Conventionally, in a COG mounting type liquid crystal display device in which a plurality of driver ICs are mounted, a dummy electrode force may be placed near a position where two lead wirings having separated starting points meet. is there.
[0066] これは、会合部付近 (すなわち、シール直下の基板上)の構成物の高さを揃え、液 晶層の厚みを均一化させることを目的としたもの、あるいは異なるドライバ IC間で生じ る放電が、正規の配線や電極に及ぶことを防止することを目的としたものである。  [0066] This is intended to make the height of the components near the meeting portion (that is, on the substrate directly under the seal) uniform, and to make the thickness of the liquid crystal layer uniform, or between different driver ICs. The purpose of this is to prevent the electric discharge from reaching the regular wiring and electrodes.
[0067] すなわち、従来の構成においては、一方のドライバ ICの引き回し配線群と、他方の ドライバ ICの引き回し配線群が存在しない三角形状の空き領域にダミー電極が配置 されているものであった。  That is, in the conventional configuration, dummy electrodes are arranged in a triangular empty area where there is no routing wiring group of one driver IC and no routing wiring group of the other driver IC.
[0068] したがって、対向基板に覆われて 、な 、領域であって、単一のドライバ ICの n番目 の出力端子および (n+ 1)番目の出力端子の位置 (すなわち、 n番目の接続端子お よび (n+ 1)番目の接続端子)からの各引き回し配線に沿ってダミー電極を配置する 構成はこれまでに開示されていない。また、ドライバ IC内において出力端子が分割さ れたことに伴う特有の静電破壊モードの存在が知られて ヽな 、ことは 、うまでもな!/、。  [0068] Accordingly, the area covered by the counter substrate is the position of the nth output terminal and the (n + 1) th output terminal of the single driver IC (that is, the nth connection terminal and the nth connection terminal). In addition, a configuration in which a dummy electrode is arranged along each routing wiring from the (n + 1) th connection terminal) has not been disclosed so far. Also, it is known that there is a unique electrostatic breakdown mode associated with the output terminal being split in the driver IC.
[0069] このように本発明に係るデバイス (デバイス基板)は、 m本の配線を制御する出力端 子を有するドライバ ICが基板上に実装されるデバイス基板であって、ドライバ IC内に て m個の出力端子力^〜 n番目の端子群と (n+ 1)〜m#目の端子群に分割され且 つ双方の端子群が離間されており、ドライバ ICが積載される位置の基板上には、 m 個の端子と m本の引き回し配線が形成され、 n番目の端子からの引き回し配線と (n + 1)番目の端子力 の引き回し配線が基板上の所定の領域にて会合するように配 置されて!、るデバイス基板にぉ 、て、基板上の領域に形成されて 、る n番目と (n+ 1 )番目の端子の位置から、 n番目の引き回し配線と (n+ 1)番目の引き回し配線が会 合する位置までの基板上の領域に、ダミー電極が配置されて ヽることを特徴として ヽ る。 [0069] As described above, the device (device board) according to the present invention is a device board on which a driver IC having an output terminal for controlling m wirings is mounted on the board. Output terminal force ^ ~ divided into nth terminal group and (n + 1) ~ m # th terminal group, and both terminal groups are separated, and on the board where driver IC is loaded M terminals and m routing wires are formed, and the routing wiring from the nth terminal and the routing wiring of the (n + 1) th terminal force meet in a predetermined area on the substrate. Arrangement From the position of the nth and (n + 1) th terminals, the nth routing wire and the (n + 1) th routing A dummy electrode is arranged in an area on the substrate up to the position where the wiring meets.
[0070] また、本発明に係るデバイス (デバイス基板)は、 1組の基板が貼り合わされるととも に、一方基板上であって他方基板に対向しない領域にドライバ ICを積載する端子が 設けられたデバイス基板であるとともに、 m本の配線を制御する出力端子を有するド ライバ ICがー方基板上に実装されるデバイス基板であって、ドライバ IC内にて m個の 出力端子が 1〜11番目の端子群と (n+ 1)〜m#目の端子群に分割され且つ双方の 端子群が離間されており、ドライバ ICが積載される位置の一方基板上には、 m個の 端子と m本の引き回し配線が形成され、 n番目の端子力 の引き回し配線と (n+ 1) 番目の端子力 の引き回し配線が一方基板上の所定の領域にて会合するように配 置されているデバイス基板において、一方基板上に形成されている n番目の端子の 位置力 n番の引き回し配線と他方基板端との交差点までの領域及び、(n+ 1)番目 の端子の位置から (n+ 1)番目の引き回し配線と他方基板端との交差点までの領域 に、ダミー電極が配置されて 、ることを特徴として 、る。  [0070] In addition, the device (device substrate) according to the present invention is provided with a terminal on which a driver IC is mounted in a region on one substrate and not facing the other substrate, while a set of substrates are bonded together. A device board on which a driver IC having an output terminal that controls m wirings is mounted on the other board, and m output terminals 1 to 11 in the driver IC. The first terminal group and the (n + 1) to m # th terminal groups are separated from each other, and there are m terminals and m on one board on which the driver IC is mounted. In the device substrate in which the routing wiring of the book is formed and arranged so that the routing wiring of the nth terminal force and the routing wiring of the (n + 1) th terminal force meet in a predetermined region on one substrate , While the nth terminal is formed on the substrate Place the dummy in the area from the (n + 1) th terminal position to the intersection between the (n + 1) th terminal and the other board edge. The electrode is disposed and is characterized by the following.
[0071] なお、本発明に係るデバイスについて、第 1の基板 1上に RGBスィッチ回路 6がさら に備えられ、引き回し配線 100を介して RGBスィッチ回路 6と接続端子 200とが接続 されて 、る構成を有するデバイス 1001を用 、て説明してきたが、本構成を採用する ことにより、本発明に係るデバイスは、ダミー画素法と組み合わせることにより、静電破 壊に起因する画像不良をより効果的に防止することができる。  In the device according to the present invention, the RGB switch circuit 6 is further provided on the first substrate 1, and the RGB switch circuit 6 and the connection terminal 200 are connected via the routing wiring 100. The device 1001 having the configuration has been described above, but by adopting this configuration, the device according to the present invention is more effective in reducing image defects caused by electrostatic breakdown by combining with the dummy pixel method. Can be prevented.
[0072] 本発明の一実施形態に係るデバイス 1001において、ドライバ IC3からの出力機能 が 1番目〜11番目と(n+ 1)番目〜111番目との間で異なって!/、てもよ!/、。このような構 成としては、例えば、 1番目〜 n番目の出力がデータ信号であり、(n+ 1)番目〜 m番 目の出力が走査信号である構成が挙げられる。  [0072] In the device 1001 according to an embodiment of the present invention, the output function from the driver IC3 is different between the 1st to 11th and the (n + 1) th to 111th! ,. Examples of such a configuration include a configuration in which the first to nth outputs are data signals and the (n + 1) th to mth outputs are scanning signals.
[0073] また、本発明に係るデバイスは、別の実施形態として、 RGBスィッチ回路 6を有さず に信号駆動回路が構成されてもよい。例えば、モノリシック化された RGBスィッチ回 路 6を配置せず、ドライバ IC3から直接 R, G, Bの各々のデータ信号を出力させる構 成であっても適用できる。この場合はスィッチ回路の破壊ではなぐ画素に具備され ているスイッチング素子の破壊や異常点灯を防ぐことができる。 [0073] In another embodiment of the device according to the present invention, a signal drive circuit may be configured without the RGB switch circuit 6. For example, the monolithic RGB switch circuit 6 is not arranged, and the R, G, B data signals are output directly from the driver IC 3. It is applicable even if it is made. In this case, it is possible to prevent the switching element included in the pixel from being destroyed and abnormal lighting from being caused by the destruction of the switch circuit.
[0074] さらに、本発明に係るデバイスについて、第 1の基板 1上にドライバ IC3を 1つ設ける 構成を有するデバイス 1001を用いて説明してきたが、ドライバ ICは複数個積載され ていてもよい。  Furthermore, although the device according to the present invention has been described using the device 1001 having a configuration in which one driver IC 3 is provided on the first substrate 1, a plurality of driver ICs may be stacked.
[0075] なおさらに、本発明に係るデバイスにおいて、ドライバ IC3が対向基板 2と対向しな い第 1の基板 1上の領域 3'に積載される構成を有するデバイス 1001を用いて説明し てきたが、ドライバ IC積載領域 3'は、シール 7より外側の領域であればよぐ対向基 板 2の大きさによっては第 1の基板 1と対向基板 2との間に設けられることもあり得る。  [0075] Still further, the device according to the present invention has been described using the device 1001 having a configuration in which the driver IC 3 is stacked in the region 3 'on the first substrate 1 that does not face the counter substrate 2. However, the driver IC stacking region 3 ′ may be provided between the first substrate 1 and the counter substrate 2 depending on the size of the counter substrate 2 as long as it is an area outside the seal 7.
[0076] 本発明を適用し得る形態は、液晶表示装置や EL表示装置のような平面型表示装 置だけではなぐフラットパネルディテクタ一等のデバイス基板であってもよい。また、 本明細書中において、画素領域についての詳細を省略した力 スイッチング素子は 、 TFTであっても MIM素子のような薄膜ダイオードであってもよ!/ヽ。  The form to which the present invention can be applied may be a device substrate such as a flat panel detector as well as a flat display device such as a liquid crystal display device or an EL display device. Further, in this specification, the force switching element in which the details of the pixel region are omitted may be a TFT or a thin film diode such as a MIM element! / ヽ.
[0077] このように、本発明に係るデバイスは、少なくとも、ドライバ ICが積載されるものであ つて、ドライバ ICが複数の出力端子群を有し、単一のドライバ IC内にて出力が複数 のグループに分割されかつ離間されており、それぞれの出力群が当該デバイスの制 御に利用されるものであればよいといえる。すなわち、本実施形態とは異なる形状を 有する基板を有するデバイスもまた、本発明の技術的範囲に含まれる点に留意すベ きである。  As described above, the device according to the present invention includes at least a driver IC, the driver IC has a plurality of output terminal groups, and a plurality of outputs are provided in a single driver IC. It can be said that the output group is divided and separated from each other and each output group is used for controlling the device. That is, it should be noted that a device having a substrate having a shape different from that of the present embodiment is also included in the technical scope of the present invention.
[0078] つまり、本発明の目的は、複数のグループに分割された出力端子を有するドライノ I Cを基板上に積載するデバイスにおいて生じる従来予測困難であった素子破壊 (静 電破壊)を防止するための技術として、特定形態のダミー電極を特定部位に設けた 基板を有するデバイスを提供することにあるのであって、本明細書中に具体的に記 載した個々の部材の材質および形状に存するのではな!/、。  That is, an object of the present invention is to prevent element breakdown (electrostatic breakdown) that has been difficult to predict in the past in a device in which a dry IC having output terminals divided into a plurality of groups is mounted on a substrate. The technology is to provide a device having a substrate in which a dummy electrode of a specific form is provided in a specific part, and it depends on the material and shape of each member specifically described in this specification. Well then!
[0079] 尚、発明を実施するための最良の形態の項においてなした具体的な実施態様また は実施例は、あくまでも、本発明の技術内容を明らかにするものであって、そのような 具体例にのみ限定して狭義に解釈されるべきものではなぐ本発明の精神と次に記 載する特許請求の範囲内で、いろいろと変更して実施することができるものである。 [0080] また、本明細書中に記載された学術文献および特許文献の全てが、本明細書中に ぉ ヽて参考として援用される。 [0079] It should be noted that the specific embodiments or examples made in the section of the best mode for carrying out the invention are merely to clarify the technical contents of the present invention. Various modifications can be made within the spirit of the present invention and the following claims, which should not be construed as narrowly limited to only examples. [0080] In addition, all the academic literatures and patent literatures described in this specification are incorporated herein by reference in their entirety.
産業上の利用の可能性  Industrial applicability
[0081] 本発明に従えば、メイン基板上に複数のグループに分割された出力端子を有する ドライバ ICを積載する液晶表示装置において生じる従来予測困難であった静電破壊 を防止することができる。 According to the present invention, it is possible to prevent electrostatic breakdown that has been difficult to predict in the past in a liquid crystal display device in which a driver IC having output terminals divided into a plurality of groups is mounted on a main substrate.
[0082] 本発明に係るデバイスは、液晶表示装置に適用可能であり、特に、複数のグルー プに分割された出力端子を有するドライバ ICを積載した基板を有する液晶表示装置 への適用が好ましい。 The device according to the present invention can be applied to a liquid crystal display device, and is particularly preferably applied to a liquid crystal display device having a substrate on which a driver IC having output terminals divided into a plurality of groups is mounted.

Claims

請求の範囲 The scope of the claims
[1] ドライバ ICが積載されている第 1の基板を有するデバイスであって、  [1] A device having a first substrate on which a driver IC is mounted,
ドライバ ICが積載されるべき第 1の基板上の領域内には、複数の接続端子群に分 割された複数の接続端子が形成されており、各接続端子群は隣接する他の接続端 子群との間で離間されており、  A plurality of connection terminals divided into a plurality of connection terminal groups are formed in an area on the first substrate on which the driver IC is to be loaded, and each connection terminal group is connected to another adjacent connection terminal. Separated from the group,
各接続端子力ゝらは引き回し配線が第 1の基板上に形成されており、少なくとも 1箇所 の離間された部位に関し、その部位をはさんで隣接する 2つの接続端子力もの 2本の 弓 Iき回し配線は、互 、に会合するように配置されており、  Each connection terminal force has a lead wiring formed on the first substrate, and at least one separated part, two bows of two connection terminal forces adjacent to each other. Wiring lines are arranged to meet each other,
当該隣接する 2つの接続端子の位置から、当該 2本の引き回し配線が会合する位 置までの第 1の基板上の領域には、第 1のダミー電極が配置されており、  The first dummy electrode is arranged in the region on the first substrate from the position of the two adjacent connection terminals to the position where the two routing wirings meet.
当該ドライバ ICは、複数の出力端子群に分割された複数の出力端子を備え、各出 力端子群は隣接する他の出力端子群との間で離間されており、第 1の基板上の当該 部位をはさんで隣接する少なくとも 2つの接続端子群と、当該 2つの接続端子群に対 応する出力端子群とを接続するように第 1の基板上に積載されていることを特徴とす るデバイス。  The driver IC includes a plurality of output terminals divided into a plurality of output terminal groups, each output terminal group being separated from another adjacent output terminal group, and the driver IC on the first substrate. It is characterized in that it is mounted on the first board so as to connect at least two connection terminal groups adjacent to each other and an output terminal group corresponding to the two connection terminal groups. device.
[2] 前記第 1のダミー電極が接地電極に接続されていることを特徴とする請求項 1に記 載のデバイス。  [2] The device according to [1], wherein the first dummy electrode is connected to a ground electrode.
[3] 第 2のダミー電極および第 3のダミー電極が、ドライバ ICにおける端部出力端子に 対応する接続端子力ゝらの引き回し配線に隣接して配置されていることを特徴とする請 求項 1に記載のデバイス。  [3] Claims characterized in that the second dummy electrode and the third dummy electrode are arranged adjacent to the lead wiring of the connection terminal force corresponding to the end output terminal in the driver IC. The device according to 1.
[4] 第 2のダミー電極および第 3のダミー電極が接地電極に接続されて 、ることを特徴と する請求項 3に記載のデバイス。 [4] The device according to claim 3, wherein the second dummy electrode and the third dummy electrode are connected to a ground electrode.
[5] 第 1の基板上に RGBスィッチ回路がさらに備えられており、前記引き回し配線を介 して当該 RGBスィッチ回路と前記接続端子とが接続されていることを特徴とする請求 項 1に記載のデバイス。 [5] The RGB switch circuit is further provided on the first substrate, and the RGB switch circuit and the connection terminal are connected via the routing wiring. Devices.
[6] 前記ドライバ ICが複数個積載されて ヽることを特徴とする請求項 1に記載のデバイ ス。  6. The device according to claim 1, wherein a plurality of the driver ICs are stacked.
[7] 前記基板を対向基板と貼り合わせてなることを特徴とする請求項 1に記載のデバイ ス。 7. The device according to claim 1, wherein the substrate is bonded to a counter substrate. Su.
[8] 前記基板と前記対向基板との間にスぺーサが設けられていることを特徴とする請求 項 7に記載のデバイス。  8. The device according to claim 7, wherein a spacer is provided between the substrate and the counter substrate.
[9] 前記ドライバ ICが前記対向基板と対向しない領域に積載されていることを特徴とす る請求項 7に記載のデバイス。  9. The device according to claim 7, wherein the driver IC is mounted in a region that does not face the counter substrate.
[10] 請求項 1に記載のデバイスが備えられて 、ることを特徴とする液晶表示装置。 [10] A liquid crystal display device comprising the device according to claim 1.
PCT/JP2006/308610 2005-06-24 2006-04-25 Device board WO2006137215A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005185507 2005-06-24
JP2005-185507 2005-06-24

Publications (1)

Publication Number Publication Date
WO2006137215A1 true WO2006137215A1 (en) 2006-12-28

Family

ID=37570251

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2006/308610 WO2006137215A1 (en) 2005-06-24 2006-04-25 Device board

Country Status (1)

Country Link
WO (1) WO2006137215A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010175632A (en) * 2009-01-27 2010-08-12 Toshiba Mobile Display Co Ltd Substrate device for display element

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06236957A (en) * 1993-02-08 1994-08-23 Casio Comput Co Ltd Ic chip connecting structure
JPH06331997A (en) * 1993-05-18 1994-12-02 Toshiba Corp Electrode substrate
JPH10148840A (en) * 1996-11-20 1998-06-02 Matsushita Electric Ind Co Ltd Liquid crystal display device
JP2003161959A (en) * 2001-11-28 2003-06-06 Seiko Epson Corp Liquid crystal panel, manufacturing method for liquid crystal panel, liquid crystal display device and electronic instrument
JP2005049738A (en) * 2003-07-31 2005-02-24 Sanyo Electric Co Ltd Liquid crystal display panel

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06236957A (en) * 1993-02-08 1994-08-23 Casio Comput Co Ltd Ic chip connecting structure
JPH06331997A (en) * 1993-05-18 1994-12-02 Toshiba Corp Electrode substrate
JPH10148840A (en) * 1996-11-20 1998-06-02 Matsushita Electric Ind Co Ltd Liquid crystal display device
JP2003161959A (en) * 2001-11-28 2003-06-06 Seiko Epson Corp Liquid crystal panel, manufacturing method for liquid crystal panel, liquid crystal display device and electronic instrument
JP2005049738A (en) * 2003-07-31 2005-02-24 Sanyo Electric Co Ltd Liquid crystal display panel

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010175632A (en) * 2009-01-27 2010-08-12 Toshiba Mobile Display Co Ltd Substrate device for display element

Similar Documents

Publication Publication Date Title
US11871631B2 (en) Display device including a flexible substrate
JP5690916B2 (en) Array substrate for display device
US11796878B2 (en) Active matrix substrate and display panel
TWI398712B (en) Thin film transistor array panel with improved connection to test lines
US9443781B2 (en) Display device
KR102381850B1 (en) Display device
EP3712874B1 (en) Array substrate, display panel and display device
US20080002130A1 (en) Substrate for gate-in-panel (GIP) type liquid crystal display device and method for manufacturing the same
JP2008070873A (en) Flat panel display device
CN108122882B (en) Display device
KR20140037655A (en) Display panel
JP2006209089A (en) Display device
US20060244892A1 (en) Liquid crystal display device
JP2018180110A (en) Display
US10424558B2 (en) Display apparatus with a data driving chip and a gate driving chip disposed on a same side of a display panel
JP2008064961A (en) Wiring structure, and display device
US20160291380A1 (en) Liquid crystal display and manufacturing method thereof
US20170250355A1 (en) Flexible display
US20170238421A1 (en) Flexible circuit film and display apparatus having the same
US9524990B2 (en) Display device
WO2006137215A1 (en) Device board
KR20060106322A (en) Liquid crystal display device
CN110262148B (en) Array substrate, display panel and display device
KR20180076858A (en) Organic light emitting display device
KR20170079573A (en) Array substrate and display device having the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06745638

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP