WO2006067907A1 - Terminal box for solar cell module - Google Patents

Terminal box for solar cell module Download PDF

Info

Publication number
WO2006067907A1
WO2006067907A1 PCT/JP2005/019328 JP2005019328W WO2006067907A1 WO 2006067907 A1 WO2006067907 A1 WO 2006067907A1 JP 2005019328 W JP2005019328 W JP 2005019328W WO 2006067907 A1 WO2006067907 A1 WO 2006067907A1
Authority
WO
WIPO (PCT)
Prior art keywords
connection terminal
terminal
chip connection
terminals
chip
Prior art date
Application number
PCT/JP2005/019328
Other languages
French (fr)
Japanese (ja)
Inventor
Hiroyuki Yoshikawa
Makoto Higashikozono
Original Assignee
Sumitomo Wiring Systems, Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Wiring Systems, Ltd. filed Critical Sumitomo Wiring Systems, Ltd.
Publication of WO2006067907A1 publication Critical patent/WO2006067907A1/en

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02SGENERATION OF ELECTRIC POWER BY CONVERSION OF INFRARED RADIATION, VISIBLE LIGHT OR ULTRAVIOLET LIGHT, e.g. USING PHOTOVOLTAIC [PV] MODULES
    • H02S40/00Components or accessories in combination with PV modules, not provided for in groups H02S10/00 - H02S30/00
    • H02S40/30Electrical components
    • H02S40/34Electrical components comprising specially adapted electrical connection means to be structurally associated with the PV module, e.g. junction boxes
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B10/00Integration of renewable energy sources in buildings
    • Y02B10/10Photovoltaic [PV]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Definitions

  • the present invention relates to a terminal box for a solar cell module.
  • a solar power generation system supplies a direct current from a solar cell panel laid on a roof of a house to each electrical appliance via an inverter or the like.
  • the solar cell panel has a plurality of solar cell module forces, and has a structure in which the electrodes of each solar cell module are connected in series or in parallel via a terminal box.
  • Patent Document 1 As a terminal box, one described in Patent Document 1 below is known.
  • four terminals are housed in parallel in the box body, and an output cable for taking out an electromotive force of the solar cell group force is connected to two terminals located at both ends, and adjacent terminals. Between them, a no-pass diode connected in parallel with the output polarity of the solar cell group is connected. When the reverse load is strong, the solar cell current is bypassed to the bypass diode!
  • the bypass diode includes a chip-shaped rectifier element body, an upper conductor piece soldered to the P side (anode side) on the upper surface side of the rectifier element body, and the N side on the lower surface side of the rectifier element body. It consists of a lower conductor piece soldered to the (force sword side), and both ends of the upper conductor piece and the lower conductor piece are soldered to the corresponding terminals.
  • Patent Document 1 Japanese Patent Laid-Open No. 2002-252356
  • the above bypass diode has a structure in which heat generated by the rectifier element body is radiated to the corresponding terminal through the upper conductor piece and the lower conductor piece.
  • heat generated by the rectifier element body is radiated to the corresponding terminal through the upper conductor piece and the lower conductor piece.
  • the rectifier element body is manually soldered to the corresponding terminal, it is difficult to work because the rectifier element body is small and stable quality is difficult to obtain.
  • the present invention has been completed based on the above-described circumstances.
  • the purpose of the present invention is to reflow solder the rectifying element body to the corresponding terminal and then connect the terminal to the output cable.
  • the purpose is to connect by caulking.
  • the invention according to claim 1 includes a box main body in which a plurality of terminals are accommodated in parallel, and two of the plurality of terminals.
  • a chip-shaped rectifying device body having a rectifying function is placed and connected to a chip connecting terminal and the corresponding two terminals are bridged, and the rectifying device main body is sandwiched between the chip connecting terminal on which it is placed.
  • the N side (force sword side) of the rectifying device body is connected to one mounting surface, and the P side (anode side) of the rectifying device body is connected to the remaining mounting surface. It has a feature in that it is configured to have a chip connection terminal for PN junction pattern conversion.
  • the invention of claim 2 is the one described in claim 1, wherein the conductor portion is formed by reflow soldering to the chip connection terminal with the rectifier element body interposed therebetween.
  • the conductor portion includes one having a free end portion protruding toward the cable connection terminal corresponding to the chip connection terminal cover, and the pair of free end portions includes It is characterized in that the chip connection terminal and the both cable connection terminals are connected by manual soldering or ultrasonic welding.
  • the invention of claim 3 is the invention of claim 1 or claim 2, wherein at least two of the chip connection terminals are provided, and two corresponding chip connections are provided.
  • the conductor part bridged between the terminals is connected to the corresponding chip connection terminal by reflow soldering at the end opposite to the side connected to the rectifying element body by reflow soldering. Has characteristics.
  • the invention of claim 4 is the invention of claim 1 or claim 2, wherein the PN junction pattern conversion chip connection terminal extends in a U-shape. It has a feature in that it has a mounting surface for the rectifying device main body on both legs of the U-shape.
  • the rectifying device body is sandwiched between one end of the conductor and the chip connection terminal, and the other end of the conductor is connected to a terminal (chip connection terminal or cable connection terminal) corresponding to the chip connection terminal.
  • the mounting surface for the rectifying device body is set at one location of the chip connection terminal and the N side (force sword side) of the rectifying device body is connected to this mounting surface, the PN connection of the rectifying device body Therefore, the mounting surface for the rectifier element body must be set in one of the two cable connection terminals. Then, when reflow soldering the rectifying device body, it is necessary to attach the output cable to the cable connection terminal, and the force is applied and the jig interferes with the chip connection terminal. Need to be screwed. As a countermeasure, another terminal or conductor is interposed between the cable connection terminal and the corresponding chip connection terminal, and the other terminal and the cable connection terminal are connected via the conductor. However, if you do so, the number of parts will increase by providing another terminal.
  • one of the chip connection terminals is connected to the rectifier element body.
  • the free end part of the conductor part protruding toward the corresponding cable connection terminal from the chip connection terminal cable is output. Since it can be connected to the cable connection terminal clamped on the cable by hand soldering or ultrasonic welding, the chip connection terminal and the cable connection terminal can be securely connected.
  • the conductor part bridged between the two corresponding chip connection terminals is also reflow soldered to the corresponding chip connection terminal at the end opposite to the side connected to the rectifying element body by reflow soldering. Therefore, a chain structure part in which two chip connection terminals are connected by a conductor part can be easily formed simply by passing through one reflow furnace.
  • the chip connection terminal for PN junction pattern conversion is formed extending in a U shape, the heat dissipation area for dissipating the heat generated by the rectifier element body is increased, and heat dissipation is improved.
  • the chip connection terminal for PN junction pattern conversion has a mounting surface for the rectifying device body at both legs of the U-shape, so it is easy to handle.
  • FIG. 1 is a plan view showing the internal structure of a box main body according to an embodiment of the present invention.
  • FIG. 2 Plan view of a chain structure where two chip connection terminals are connected via a conductor
  • FIG. 3 Schematic cross-sectional view showing the connection state between the bare chip diode and the chip connection terminal.
  • FIG. 4 Plan view showing the state where the cable connection terminal is connected to both sides of the chain structure by manual soldering.
  • FIG. 3 equivalent diagram in another embodiment.
  • FIG. 6 is a plan view showing a state before connecting adjacent chip connection terminals after reflow soldering in another embodiment
  • a terminal box for a solar cell module that is effective in this embodiment is attached to the back side of a solar cell module (not shown) in which a large number of solar cells connected in series are arranged.
  • a large number of terminal plates 30 (corresponding to the terminals of the present invention) arranged in parallel in the box body 10, a conductor portion 50 spanned between the adjacent terminal plates 30, and the conductor portion 50 and the terminal plate 30.
  • a bare chip diode 70 (corresponding to the rectifying device main body of the present invention) sandwiched therebetween is provided.
  • the box main body 10 is formed into a box shape with an open top surface by a synthetic resin material, filled with an insulating resin, and covered with an upper force cover (not shown). .
  • the box body 10 has a plurality of terminal boards 30 arranged side by side as shown in FIG.
  • the board 11 is placed in a substantially rectangular shape, the side plate 12 that is raised from the outer edge of the board 11 to surround the periphery, and the terminal board 30 that is raised from a predetermined position of the board 11 is partitioned.
  • Partition wall 13 A plurality of substantially rectangular openings 14 are formed in the substrate 11, and the end portions of the terminal plates 30 corresponding to the openings 14 face each other.
  • a lead (not shown) corresponding to each solar cell group is passed through each opening 14 of the substrate 11, and each passed lead is connected to the tip of the terminal plate 30 by soldering or the like. Yes.
  • a pair of locking pieces 16 that can be elastically locked to both side edges of the terminal board 30 are provided on the upper surface of the substrate 11 so as to protrude upward.
  • each locking piece 16 engages with both side edges of the terminal plate 30 and deforms to open, and as the terminal plate 30 is properly assembled, the locking piece 16 is restored.
  • the both side edges of the terminal board 30 are elastically pressed from above to regulate the lifting of the terminal board 30! /.
  • Notches 17 are provided at both ends of the upper end of the side plate 12, and an output cable 90 for external connection is fitted therein, and a cable pressing member 20 is further fitted therein to fix the output cable 90.
  • the cable pressing member 20 and the side plate 12 are integrally connected.
  • the partition wall 13 is partitioned and formed along the outer edge of the terminal plate 30, and is assembled with the terminal plate 30 positioned by the guide of the partition wall 13.
  • the insulating resin is filled on the terminal board 30 in the inner space partitioned by the partition wall 13.
  • the terminal plate 30 is formed in a substantially band shape by cutting a conductive metal plate material or the like, and is arranged on the substrate 11 side by side. Out of these, the output cables 90 for taking out the electromotive force of each solar cell group are pressure-bonded to the two terminal plates 30 arranged at both ends in the arrangement direction.
  • the core 91 is exposed at the end of the output cable 90 by peeling off the covering 92, and the barrel 32 formed at the end of the terminal plate 30 is caulked against the core 91.
  • the terminal plate 30 fastened to the output cable 90 is referred to as a cable connection terminal 30A.
  • the remaining part of the terminal plate 30 excluding the cable connection terminal 30A is formed to extend substantially in a U-shape, and is formed at one end (one leg of both U-shaped legs). Surrounded by the partition wall 13 and the other end (the other leg of the U-shaped legs) Part) faces the opening 14 and is connected to the lead, so that heat dissipation by releasing the heat generated by the gap diode 70 is enhanced by the amount of detour to the one end side.
  • the terminal plate 30 formed in a substantially U shape is provided with a pair of left and right symmetrical, and is connected to each other by a conductor portion 50 bridged between the two. In the present invention, this terminal plate 30 is referred to as a chip connection terminal 30B.
  • Attached portions 34 are provided on both side edges of the terminal plate 30 so as to protrude, and end surfaces of the attached portions 34 are disposed to face each other between the adjacent terminal plates 30.
  • the mounting surface for the bare chip diode 70 is set on the attachment portion 34 in the chip connection terminal 30B.
  • one chip connection terminal 30B (left side shown in FIG. 1) is connected to the bare chip diode 70 at a position where it can be connected to the conductor portion 50 bridged between the corresponding cable connection terminals 30A.
  • One mounting surface is set.
  • the other chip connection terminal 30B (the right side in FIG.
  • the other chip connection terminal 30B is configured as a chip connection terminal for PN junction pattern conversion in the present invention.
  • the conductor portion 50 is formed in a flat plate shape that is thinner than the terminal plate 30, and is sandwiched between the bare chip diode 70 and the terminal plate 30 on which it is placed. Connected to diode 70. Further, a total of three conductor portions 50 are provided by bridging between the four terminal plates 30 so that the bare chip diodes 70 are connected in series between the terminal plates 30 via the conductor portions 50. Become.
  • the conductor portion 50 located on the left side shown in FIG. 1 is superposed on the bare chip diode 70 mounted on the corresponding chip connection terminal 30B at the right end portion thereof and subjected to reflow soldering (described later). At the same time, it is placed on the corresponding cable connection terminal 30A at the left end and is hand-soldered. Further, the conductor portion 50 located on the right side shown in FIG. 1 is superposed on the chip diode 70 mounted on the corresponding chip connection terminal 30B at the left end thereof, and is subjected to reflow soldering. ,That At the right end, it is placed on the corresponding cable connection terminal 30A and hand-soldered.
  • the conductor portion 50 located in the center is superposed on the bare chip diode 70 mounted on the corresponding chip connection terminal 30B at the right end portion thereof, and is subjected to reflow soldering. Reflow soldering is performed on the corresponding chip connection terminal 30B at the left end.
  • a positioning hole 51 through which a positioning projection 35 provided on each terminal plate 30 can pass is formed at the end of the conductor portion 50 opposite to the side connected to the bare chip diode 70.
  • the positioning protrusion 35 is formed by cutting and raising a part of the terminal plate 30, and penetrates the positioning hole 51 of the conductor part 50 and is soldered between the conductor part 50.
  • an extraction space 36 is formed around the root of the positioning protrusion 35 as the positioning protrusion 35 is raised, and soldering is performed in the extraction space 36 so that the soldering heat is It is set to not spread!
  • the bare chip diode 70 has a structure in which an N-side region 71 (force sword side) and a P-side region 72 (anode side) are laminated, and a glass film (not shown) is provided around the laminated structure. It is configured.
  • the N-side region 71 is directed to one mounting surface, and the conductor part 50 bridged between the adjacent cable connection terminal 30A 50
  • a bare chip diode 70 having a P-side region 72 facing one end is disposed.
  • Solder is formed between the N-side region 71 of the bare chip diode 70 and the mounting surface, and between the P-side region 72 of the bare chip diode 70 and one end of the conductor portion 50, and reflow soldering is performed.
  • an N-side region 71 is provided on the mounting surface corresponding to one chip connection terminal 30B, out of the two mounting surfaces.
  • a bare chip diode 70 having a P-side region 72 directed to one end portion of the conductor portion 50 bridged between the one chip connection terminal 30B is disposed. As described above, the other end portion of the conductor portion 50 is overlaid on the one chip connection terminal 30B.
  • solder is formed between one end portion of 0 and between the bare chip diode 70 and the other end portion of the conductor portion 50, and these are connected to each other by reflow soldering.
  • the P-side region 72 is directed to the placement surface corresponding to the cable connection terminal 30A, out of the two placement surfaces.
  • the bare chip diode 70 with the N-side region 71 facing the one end portion of the conductor portion 50 bridged between the cable connection terminal 30A is disposed.
  • Solder is formed between the P-side region 72 of the bare chip diode 70 and the mounting surface, and between the N-side region 71 of the bare chip diode 70 and one end of the conductor portion 50, and reflow soldering is performed. These are connected to each other.
  • a chain structure portion 30E in which the chip connection terminals 30B are connected via the conductor portion 50 is obtained.
  • the free end part of the conductor part 50 protruding to the corresponding cable connection terminal 30A side is exposed at both end parts (U-shaped leg parts) of the chain structure part 30E.
  • Connection terminal 30A is connected by hand soldering.
  • current also flows to the cathode side on the anode side force.In other words, current flows between the terminal plate 30 from the left cable connection terminal 30A to the right cable connection terminal 30A via the conductor portion 50. Will flow.
  • solder is supplied in advance to the mounting surface of the chip connection terminal 30B, and the corresponding bare chip diode 70 and the conductor portion 50 are connected thereto. Place and heat through a reflow oven (not shown). At this time, the solder is also supplied to the base portion of the positioning protrusion 35 of one of the chip connection terminals 30B, and the other end portion of the conductor portion 50 located at the center is placed thereon and heated through the same reflow furnace. To do. As shown in FIGS.
  • the chain structure portion 30E of the chip connection terminal 30B obtained by force is provided with two mounting surfaces for the bare chip diode 70 on the other chip connection terminal 30B.
  • One of the mounting surfaces is connected to the N side of the bare chip diode 70, and the other mounting surface is connected to the P side of the bare chip diode 70, so the cable connection terminal 30A side is connected to the bare chip diode 70. There is no need to set the mounting surface.
  • the cable connection terminal 30A Before and after the above reflow soldering process, the cable connection terminal 30A is connected to the output cable 9 Clamp to 0. Then, corresponding cable connection terminals 30A are superposed on the free ends of the conductor portions 50 projecting laterally at both ends of the chain structure portion 30E, and then hand soldered thereto, as shown in FIG. Connect the cable connection terminal 30A with the output cable 90 to both sides of the chain structure 30E. Thereby, the terminal plates 30 are connected to each other through the conductor portion 50.
  • each terminal plate 30 in this connected state is attached to the substrate 11.
  • the floating of the terminal plate 30 is restricted by the elastic locking of the locking piece 16.
  • the output cable 90 is fixed in a state in which the movement is restricted.
  • the box body 10 is fixed to the back side of the solar cell module with an adhesive, double-sided tape, or bolts.
  • the lead connected to the electrode of the solar cell module in the process of attachment is drawn into the box body 10 through the opening 14 of the substrate 11, and the lead is soldered to the tip of the terminal plate 30. That force Fill the inner space of the partition wall 13 in the box body 10 with an insulating resin such as silicon resin, and then cover and tighten the lid.
  • Each connection portion such as a crimp connection portion and a solder connection portion is hermetically sealed by the insulating resin.
  • the cable connection terminal 30A is not passed through the reflow furnace. It is possible to connect the cable connection terminal 30A, which is crimped to the output cable 90, to the chip connection terminal 30B to which the diode 70 is reflow soldered. .
  • the conductor portion 50 bridged between the adjacent chip connection terminals 30B is connected to the bare chip diode 70 mounted on the other chip connection terminal 30B at one end thereof by reflow soldering, and the like. Since one end of the chip connection terminal 30B is also connected by reflow soldering at the end, the chain structure part 30E in which the adjacent chip connection terminals 30B are connected by the conductor part 50 can be formed by simply passing through one reflow furnace. Can be formed.
  • the opposite end of the other chip connection terminal 30B is connected to the bare chip diode 70. Since the mounting surface is set, it is easy to handle.
  • the present invention can also be applied to a case where the bare chip diode 70 is configured by interposing a silicon resin layer 73 between the P-side region 72 and the N-side region 71 as shown in FIG.
  • each chip connection terminal 30B is connected to the corresponding diode 70 and conductor 50 by reflow soldering, and then one of the other chip connection terminals 30B is connected to the other.
  • the two chip connection terminals 30B may be connected to the free ends of the conductor portions 50 protruding from the chip connection terminals 30B by hand soldering or the like.
  • the present invention can also be applied to the case where the chip connection terminal 30B extends straight without bending into a substantially U shape.
  • the present invention can also be applied to a case where three or more chip connection terminals are accommodated in parallel in a state of being connected by a conductor in the box body.
  • the conductor part is integrated with one of the two terminal plates adjacent to each other, and the bare chip diode located on the side protruding from the other terminal plate is connected to the other terminal plate. It may be configured to be sandwiched between them (see JP-A-2004-282107).
  • the conductor portion and the cable connection terminal may be connected by ultrasonic welding or resistance welding.
  • the present invention can also be applied to a case where the conductor portion is bridged by sandwiching one or more terminal plates between two corresponding terminal plates.

Abstract

Four terminal plates (30) are received in a box body (10). Two terminal plates (30) out of the four are cable connection terminals (30A) to which output cables (90) are connected by pressure, and the remaining terminal plates (30) are chip connection terminals (30B) on which bare chip diodes (70) are placed and connected. Conductive bodies (50) are installed between the terminal plates (30), and the conductive bodies (50) hold the bare chip diodes (70) between themselves and the chip connection terminals (30B) on which the bare chip diodes (70) are placed. One of the chip connection terminals (30B) has two placement surfaces for bare chip diodes (70). To one of the two placement surfaces is connected an N side region (71)(cathode side) of a bare chip diode (70), and to the other placement surface is connected a P side region (72)(anode side) of a bare chip diode (70).

Description

明 細 書  Specification
太陽電池モジュール用端子ボックス  Terminal box for solar cell module
技術分野  Technical field
[0001] 本発明は、太陽電池モジュール用端子ボックスに関する。  [0001] The present invention relates to a terminal box for a solar cell module.
背景技術  Background art
[0002] 太陽光発電システムは、家屋の屋根上に敷設した太陽電池パネル力ゝらの直流電流 をインバータ等を介して各電器製品に供給するものである。太陽電池パネルは、複 数の太陽電池モジュール力 なり、各太陽電池モジュールの電極を端子ボックスを 介して直列または並列接続した構造となって 、る。  [0002] A solar power generation system supplies a direct current from a solar cell panel laid on a roof of a house to each electrical appliance via an inverter or the like. The solar cell panel has a plurality of solar cell module forces, and has a structure in which the electrodes of each solar cell module are connected in series or in parallel via a terminal box.
[0003] 端子ボックスとしては、以下の特許文献 1に記載のものが知られている。このものは 、ボックス本体内に四つの端子が並列して収容され、このうち両端に位置する二つの 端子には太陽電池セル群力 の起電力を取り出すための出力ケーブルが接続され、 隣接する端子同士間には太陽電池セル群の出力極性とは逆向きの並列となるように したノ ィパスダイオードが接続されている。そして、逆負荷が力かった場合には、太 陽電池セルの電流がバイパスダイオード側にバイパスされるようになって!/、る。  [0003] As a terminal box, one described in Patent Document 1 below is known. In this case, four terminals are housed in parallel in the box body, and an output cable for taking out an electromotive force of the solar cell group force is connected to two terminals located at both ends, and adjacent terminals. Between them, a no-pass diode connected in parallel with the output polarity of the solar cell group is connected. When the reverse load is strong, the solar cell current is bypassed to the bypass diode!
ここで、バイパスダイオードは、チップ状の整流素子本体と、この整流素子本体の上 面側における P側 (アノード側)に半田付けされた上側導体片と、この整流素子本体 の下面側における N側 (力ソード側)に半田付けされた下側導体片とからなり、これら 上側導体片及び下側導体片の両端部がそれぞれ対応する端子に半田付けされて いる。  Here, the bypass diode includes a chip-shaped rectifier element body, an upper conductor piece soldered to the P side (anode side) on the upper surface side of the rectifier element body, and the N side on the lower surface side of the rectifier element body. It consists of a lower conductor piece soldered to the (force sword side), and both ends of the upper conductor piece and the lower conductor piece are soldered to the corresponding terminals.
特許文献 1:特開 2002— 252356公報  Patent Document 1: Japanese Patent Laid-Open No. 2002-252356
発明の開示  Disclosure of the invention
発明が解決しょうとする課題  Problems to be solved by the invention
[0004] 上記のバイパスダイオードでは整流素子本体が発生する熱を上側導体片及び下 側導体片を通じて対応する端子へ放熱させる構造となっているが、端子への速やか な熱伝導性を確保するには、下側導体片を除去して整流素子本体を対応する端子 上に直接載せて半田付けする構造に変更するのが好ましいと言える。しかし、かかる 構造に変更する場合に、整流素子本体を対応する端子に手半田付けするのでは、 整流素子本体が小さいだけに作業しづらぐまた安定した品質も得難いという問題が ある。 [0004] The above bypass diode has a structure in which heat generated by the rectifier element body is radiated to the corresponding terminal through the upper conductor piece and the lower conductor piece. However, in order to ensure quick thermal conductivity to the terminal. It can be said that it is preferable to change to a structure in which the lower conductor piece is removed and the rectifying element main body is directly mounted on the corresponding terminal and soldered. But take When changing to a structure, there is a problem that if the rectifier element body is manually soldered to the corresponding terminal, it is difficult to work because the rectifier element body is small and stable quality is difficult to obtain.
[0005] そこで、整流素子本体を対応する端子にリフロー半田付けにより接続する方法が考 案されるが、リフロー半田付けによる場合、出力ケーブルが接続された端子をリフロ ー炉に通すことができないという問題がある。そのための対策として、リフロー半田付 けがなされた後、端子を出力ケーブルに後付けで接続する方法がある。しかるにこの 場合、端子を出力ケーブルに力しめ付けすることは、力しめ治具と他の端子等と干渉 により困難なため、端子を出力ケーブルにねじ止め等しなければならないという事情 がある。  [0005] Thus, a method of connecting the rectifying device body to the corresponding terminal by reflow soldering is considered, but in the case of reflow soldering, the terminal to which the output cable is connected cannot be passed through the reflow furnace. There's a problem. As a countermeasure for this, there is a method of connecting the terminal to the output cable after reflow soldering. However, in this case, it is difficult to force the terminal to the output cable due to interference with the force-fixing jig and other terminals, so the terminal must be screwed to the output cable.
[0006] 本発明は上記のような事情に基づいて完成されたものであって、その目的とすると ころは、整流素子本体を対応する端子にリフロー半田付けした上で端子を出力ケー ブルにカゝしめ接続することを目的とする。  [0006] The present invention has been completed based on the above-described circumstances. The purpose of the present invention is to reflow solder the rectifying element body to the corresponding terminal and then connect the terminal to the output cable. The purpose is to connect by caulking.
課題を解決するための手段  Means for solving the problem
[0007] 上記の目的を達成するための手段として、請求の範囲第 1項の発明は、内部に複 数の端子が並列に収容されているボックス本体と、前記複数の端子のうちの二つの 端子であって、太陽電池モジュール力もの起電力を取り出すための出力ケーブルが 圧着接続されたケーブル接続端子と、前記複数の端子のうち、前記ケーブル接続端 子を除いた残りの端子であって、整流機能を有するチップ状の整流素子本体が載置 接続されるチップ接続端子と、対応する二つの端子間に架橋され、前記整流素子本 体をこれが載せられた前記チップ接続端子との間に挟み込み、逆負荷がかかったと きに前記対応する二つの端子同士を短絡させる導体部と、前記チップ接続端子のう ちの一つの端子であって、前記整流素子本体に対する載置面を二箇所に有し、この うちの一箇所の載置面に前記整流素子本体の N側 (力ソード側)が接続され、残りの 一箇所の載置面に前記整流素子本体の P側 (アノード側)が接続される PN接合バタ ーン変換用のチップ接続端子とを備える構成としたところに特徴を有する。  [0007] As means for achieving the above object, the invention according to claim 1 includes a box main body in which a plurality of terminals are accommodated in parallel, and two of the plurality of terminals. A cable connection terminal to which an output cable for extracting an electromotive force having a power of a solar cell module is crimped, and a remaining terminal excluding the cable connection terminal among the plurality of terminals, A chip-shaped rectifying device body having a rectifying function is placed and connected to a chip connecting terminal and the corresponding two terminals are bridged, and the rectifying device main body is sandwiched between the chip connecting terminal on which it is placed. A conductor portion that short-circuits the corresponding two terminals when a reverse load is applied, and one of the chip connection terminals, and has two mounting surfaces for the rectifying device body. The N side (force sword side) of the rectifying device body is connected to one mounting surface, and the P side (anode side) of the rectifying device body is connected to the remaining mounting surface. It has a feature in that it is configured to have a chip connection terminal for PN junction pattern conversion.
[0008] 請求の範囲第 2項の発明は、請求の範囲第 1項に記載のものにおいて、前記導体 部は、前記整流素子本体を間に挟んで前記チップ接続端子にリフロー半田付けによ つて接続されており、かつ、前記導体部には、前記チップ接続端子カゝら対応する前 記ケーブル接続端子へ向けて突出する自由端部を有するものが含まれ、この一対の 自由端部に手半田付けもしくは超音波溶着等が施されることで、前記チップ接続端 子と前記両ケーブル接続端子とが接続されるところに特徴を有する。 [0008] The invention of claim 2 is the one described in claim 1, wherein the conductor portion is formed by reflow soldering to the chip connection terminal with the rectifier element body interposed therebetween. In addition, the conductor portion includes one having a free end portion protruding toward the cable connection terminal corresponding to the chip connection terminal cover, and the pair of free end portions includes It is characterized in that the chip connection terminal and the both cable connection terminals are connected by manual soldering or ultrasonic welding.
[0009] 請求の範囲第 3項の発明は、請求の範囲第 1項または請求の範囲第 2項に記載の ものにおいて、前記チップ接続端子が少なくとも二つ設けられ、対応する二つのチッ プ接続端子間に架橋される前記導体部は、前記整流素子本体にリフロー半田付け によって接続される側と反対側の端部にて、対応するチップ接続端子に同じくリフロ 一半田付けによって接続されるところに特徴を有する。  [0009] The invention of claim 3 is the invention of claim 1 or claim 2, wherein at least two of the chip connection terminals are provided, and two corresponding chip connections are provided. The conductor part bridged between the terminals is connected to the corresponding chip connection terminal by reflow soldering at the end opposite to the side connected to the rectifying element body by reflow soldering. Has characteristics.
[0010] 請求の範囲第 4項の発明は、請求の範囲第 1項または請求の範囲第 2項に記載の ものにおいて、前記 PN接合パターン変換用のチップ接続端子は、 Uの字状に延出 して形成され、その Uの字の両脚部にそれぞれ前記整流素子本体に対する載置面 を有して!/ヽるところに特徴を有する。  [0010] The invention of claim 4 is the invention of claim 1 or claim 2, wherein the PN junction pattern conversion chip connection terminal extends in a U-shape. It has a feature in that it has a mounting surface for the rectifying device main body on both legs of the U-shape.
発明の効果  The invention's effect
[0011] <請求の範囲第 1項 > [0011] <Claim 1>
導体部の一端とチップ接続端子との間に整流素子本体を挟み込み、この導体部の 他端を前記チップ接続端子に対応する端子 (チップ接続端子またはケーブル接続端 子)に接続する。この場合に、チップ接続端子の一箇所に整流素子本体に対する載 置面を設定し、この載置面に整流素子本体の N側 (力ソード側)を接続させるとすると 、整流素子本体の PN接続に基づく電流の流れから、二つのケーブル接続端子のう ちの一つにも整流素子本体に対する載置面を設定しなければならない。そうすると、 整流素子本体をリフロー半田付けするときに、ケーブル接続端子に対し出力ケープ ルを後付けする必要があり、し力も力しめ治具がチップ接続端子等と干渉することか ら、ケーブル接続端子をねじ止めする必要がある。この対策として、ケーブル接続端 子と対応するチップ接続端子との間に、別の端子や導体部を介在させ、この別の端 子等とケーブル接続端子とを導体部を介して接続する方法もあるが、そうすると別の 端子等を設ける分だけ部品点数が増えてしまう。  The rectifying device body is sandwiched between one end of the conductor and the chip connection terminal, and the other end of the conductor is connected to a terminal (chip connection terminal or cable connection terminal) corresponding to the chip connection terminal. In this case, if the mounting surface for the rectifying device body is set at one location of the chip connection terminal and the N side (force sword side) of the rectifying device body is connected to this mounting surface, the PN connection of the rectifying device body Therefore, the mounting surface for the rectifier element body must be set in one of the two cable connection terminals. Then, when reflow soldering the rectifying device body, it is necessary to attach the output cable to the cable connection terminal, and the force is applied and the jig interferes with the chip connection terminal. Need to be screwed. As a countermeasure, another terminal or conductor is interposed between the cable connection terminal and the corresponding chip connection terminal, and the other terminal and the cable connection terminal are connected via the conductor. However, if you do so, the number of parts will increase by providing another terminal.
[0012] その点、本発明によれば、チップ接続端子のうちの一つが、整流素子本体に対す る載置面を二箇所に有し、このうちの一箇所の載置面に整流素子本体の N側 (カソ ード側)が接続され、残りの一箇所の載置面に整流素子本体の P側 (アノード側)が接 続される PN接合パターン変換用のチップ接続端子として構成されるているから、ケ 一ブル接続端子に整流素子本体に対する載置面を別に設定する必要がない。した がって、ケーブル接続端子を出力ケーブルに力しめ接続した状態で、その出力ケー ブル付きのケーブル接続端子に、リフロー半田付け処理されたチップ接続端子を導 体部を介して接続することが可能となり、作業効率の改善を図ることができる。 In this regard, according to the present invention, one of the chip connection terminals is connected to the rectifier element body. There are two mounting surfaces, one of which is connected to the N side (cathode side) of the rectifying device body, and the other mounting surface is connected to the rectifying device body. Since it is configured as a chip connection terminal for PN junction pattern conversion to which the P side (anode side) is connected, there is no need to set a separate mounting surface for the rectifying device body on the cable connection terminal. Therefore, it is possible to connect the chip connection terminal subjected to reflow soldering to the cable connection terminal with the output cable via the conductor part while the cable connection terminal is connected to the output cable by force. This makes it possible to improve work efficiency.
[0013] <請求の範囲第 2項の発明 > <Invention of Claim 2>
導体部を、整流素子本体を間に挟んでチップ接続端子にリフロー半田付けした後 、この導体部のうちのチップ接続端子カゝら対応するケーブル接続端子へ向けて突出 する自由端部を、出力ケーブルに力しめ付けられたケーブル接続端子に対して手半 田付けもしくは超音波溶着等によって接続することができるので、チップ接続端子と ケーブル接続端子とを確実に連結させることができる。  After reflow soldering the conductor part to the chip connection terminal with the rectifying element body in between, the free end part of the conductor part protruding toward the corresponding cable connection terminal from the chip connection terminal cable is output. Since it can be connected to the cable connection terminal clamped on the cable by hand soldering or ultrasonic welding, the chip connection terminal and the cable connection terminal can be securely connected.
[0014] <請求の範囲第 3項の発明 > [0014] <Invention of Claim 3>
対応する二つのチップ接続端子間に架橋された導体部は、前記整流素子本体にリ フロー半田付けによって接続される側とは反対側の端部にて、対応するチップ接続 端子に同じくリフロー半田付けによって接続されるから、一つのリフロー炉に通すだけ で、二つのチップ接続端子が導体部によって連結された連鎖構造部を簡単に形成 できる。  The conductor part bridged between the two corresponding chip connection terminals is also reflow soldered to the corresponding chip connection terminal at the end opposite to the side connected to the rectifying element body by reflow soldering. Therefore, a chain structure part in which two chip connection terminals are connected by a conductor part can be easily formed simply by passing through one reflow furnace.
[0015] <請求の範囲第 4項の発明 >  [0015] <Invention of Claim 4>
PN接合パターン変換用のチップ接続端子は Uの字状に延出して形成されている から、整流素子本体が発生する熱を放熱するための放熱面積が増大して放熱性が 高められる。また、 PN接合パターン変換用のチップ接続端子は、その Uの字の両脚 部にそれぞれ整流素子本体に対する載置面を有しているから、取り扱い性に優れる 図面の簡単な説明  Since the chip connection terminal for PN junction pattern conversion is formed extending in a U shape, the heat dissipation area for dissipating the heat generated by the rectifier element body is increased, and heat dissipation is improved. In addition, the chip connection terminal for PN junction pattern conversion has a mounting surface for the rectifying device body at both legs of the U-shape, so it is easy to handle.
[0016] [図 1]本発明の一実施形態に力かるボックス本体の内部構造を示す平面図 [0016] FIG. 1 is a plan view showing the internal structure of a box main body according to an embodiment of the present invention.
[図 2]二つのチップ接続端子が導体部を介して連なった連鎖構造部の平面図 [図 3]ベアチップダイオードとチップ接続端子との接続状態を示す模式的な断面図 [図 4]連鎖構造部の両側にケーブル接続端子が手半田付けにより接続された状態を 示す平面図 [Fig. 2] Plan view of a chain structure where two chip connection terminals are connected via a conductor [Fig. 3] Schematic cross-sectional view showing the connection state between the bare chip diode and the chip connection terminal. [Fig. 4] Plan view showing the state where the cable connection terminal is connected to both sides of the chain structure by manual soldering.
[図 5]他の実施形態における図 3相当図  [FIG. 5] FIG. 3 equivalent diagram in another embodiment.
[図 6]他の実施形態において、リフロー半田付けがなされた後、隣接するチップ接続 端子同士を接続する前の状態を示す平面図  FIG. 6 is a plan view showing a state before connecting adjacent chip connection terminals after reflow soldering in another embodiment
符号の説明  Explanation of symbols
[0017] 10…ボックス本体 [0017] 10 ... Box body
11…基板  11 ... Board
30…端子板  30 ... Terminal board
30A…ケーブル接続端子  30A ... Cable connection terminal
30B…チップ接続端子  30B… Chip connection terminal
32…ノルノレ咅  32 ... Nornole
34…付設部  34 ... Attached part
50…導体部  50: Conductor section
90· ··出力ケーブル  90 ··· Output cable
91…芯線  91 ... Core
発明を実施するための最良の形態  BEST MODE FOR CARRYING OUT THE INVENTION
[0018] 本発明の一実施形態を図 1ないし図 4によって説明する。本実施形態に力かる太陽 電池モジュール用端子ボックスは、直列接続された多数の太陽電池セルを配した太 陽電池モジュール(図示せず)の裏面側に取り付けられるものであって、ボックス本体 10と、ボックス本体 10内に並設された多数の端子板 30 (本発明の端子に相当)と、 隣接する端子板 30間に架け渡された導体部 50と、導体部 50と端子板 30との間に挟 み込まれたベアチップダイオード 70 (本発明の整流素子本体に相当)とを備えて構 成される。 An embodiment of the present invention will be described with reference to FIGS. A terminal box for a solar cell module that is effective in this embodiment is attached to the back side of a solar cell module (not shown) in which a large number of solar cells connected in series are arranged. A large number of terminal plates 30 (corresponding to the terminals of the present invention) arranged in parallel in the box body 10, a conductor portion 50 spanned between the adjacent terminal plates 30, and the conductor portion 50 and the terminal plate 30. A bare chip diode 70 (corresponding to the rectifying device main body of the present invention) sandwiched therebetween is provided.
[0019] ボックス本体 10は、合成樹脂材によって上面開放の箱型に形成されており、その 内部に絶縁樹脂が充填され、かつ、上方力 カバー(図示せず)が被せられるように なっている。詳しくはボックス本体 10は、図 1に示すように、複数の端子板 30が横並 びで載置された略矩形状の基板 11と、この基板 11の外縁部から立ち上げられて周 囲を取り囲む側板 12と、基板 11の所定位置から立ち上げられて端子板 30間を区画 する仕切り壁 13とを備える。基板 11には略方形状の開口 14が複数あいており、各開 口 14に対応する端子板 30の先端部が臨んでいる。基板 11の各開口 14には各太陽 電池セル群と対応するリード(図示せず)が通され、通された各リードが端子板 30の 先端部に半田付け等により接続されるようになっている。 [0019] The box main body 10 is formed into a box shape with an open top surface by a synthetic resin material, filled with an insulating resin, and covered with an upper force cover (not shown). . Specifically, the box body 10 has a plurality of terminal boards 30 arranged side by side as shown in FIG. The board 11 is placed in a substantially rectangular shape, the side plate 12 that is raised from the outer edge of the board 11 to surround the periphery, and the terminal board 30 that is raised from a predetermined position of the board 11 is partitioned. Partition wall 13. A plurality of substantially rectangular openings 14 are formed in the substrate 11, and the end portions of the terminal plates 30 corresponding to the openings 14 face each other. A lead (not shown) corresponding to each solar cell group is passed through each opening 14 of the substrate 11, and each passed lead is connected to the tip of the terminal plate 30 by soldering or the like. Yes.
[0020] 基板 11の上面には、端子板 30の両側縁部に弾性係止可能な一対の係止片 16が 上方に突出して設けられている。端子板 30の装着過程では各係止片 16が端子板 3 0の両側縁部と係合して開き変形し、端子板 30が正規に組み付けられるに伴な ヽ係 止片 16が復元して端子板 30の両側縁部を上方から弾性的に押し付け、端子板 30 の浮き上がりを規制するようになって!/、る。  A pair of locking pieces 16 that can be elastically locked to both side edges of the terminal board 30 are provided on the upper surface of the substrate 11 so as to protrude upward. In the process of installing the terminal plate 30, each locking piece 16 engages with both side edges of the terminal plate 30 and deforms to open, and as the terminal plate 30 is properly assembled, the locking piece 16 is restored. The both side edges of the terminal board 30 are elastically pressed from above to regulate the lifting of the terminal board 30! /.
[0021] 側板 12の上端両端部には切り欠き 17が設けられ、ここに上方力も外部接続用の出 力ケーブル 90が嵌め込まれ、さらにケーブル押さえ部材 20が嵌着されて出力ケー ブル 90が固定されるとともに、ケーブル押さえ部材 20と側板 12とが一体に連なるよう になっている。仕切り壁 13は端子板 30の外縁に沿うような態様で区画形成されてお り、この仕切り壁 13の案内によって端子板 30が位置決めされた状態で組み付けられ る。また、仕切り壁 13によって区画された内側空間の端子板 30上に絶縁樹脂が充填 される。  [0021] Notches 17 are provided at both ends of the upper end of the side plate 12, and an output cable 90 for external connection is fitted therein, and a cable pressing member 20 is further fitted therein to fix the output cable 90. In addition, the cable pressing member 20 and the side plate 12 are integrally connected. The partition wall 13 is partitioned and formed along the outer edge of the terminal plate 30, and is assembled with the terminal plate 30 positioned by the guide of the partition wall 13. In addition, the insulating resin is filled on the terminal board 30 in the inner space partitioned by the partition wall 13.
[0022] 端子板 30は、導電性金属板材を切断等して略帯状に形成され、基板 11上に並設 されている。このうち並び方向の両端側に配された二つの端子板 30には各太陽電池 セル群力もの起電力を取り出すための出力ケーブル 90が圧着接続されている。出力 ケーブル 90の端末は被覆 92の剥離によって芯線 91が露出しており、この芯線 91に 対して端子板 30の端部に形成されたバレル部 32がかしめ付けられる。本発明では、 この出力ケーブル 90にカゝしめ付けられた端子板 30をケーブル接続端子 30Aと呼称 するものである。  The terminal plate 30 is formed in a substantially band shape by cutting a conductive metal plate material or the like, and is arranged on the substrate 11 side by side. Out of these, the output cables 90 for taking out the electromotive force of each solar cell group are pressure-bonded to the two terminal plates 30 arranged at both ends in the arrangement direction. The core 91 is exposed at the end of the output cable 90 by peeling off the covering 92, and the barrel 32 formed at the end of the terminal plate 30 is caulked against the core 91. In the present invention, the terminal plate 30 fastened to the output cable 90 is referred to as a cable connection terminal 30A.
[0023] 端子板 30のうちケーブル接続端子 30Aを除いた残余のものは、略 Uの字形に延 出して形成され、その一端部 (Uの字の両脚部のうちの一方の脚部)の周囲が仕切り 壁 13によって取り囲まれるとともに、その他端部 (Uの字の両脚部のうちの他方の脚 部)が開口 14に臨んでリードとの接続がとられ、一端部側に迂回する分だけべァチッ プダイオード 70が発生した熱を逃がす放熱性が高められている。この略 Uの字形に 形成された端子板 30は、左右一対が対称に設けられ、両者間に架橋された導体部 5 0によって互いに連結されている。本発明ではこの端子板 30をチップ接続端子 30B と呼称するちのである。 [0023] The remaining part of the terminal plate 30 excluding the cable connection terminal 30A is formed to extend substantially in a U-shape, and is formed at one end (one leg of both U-shaped legs). Surrounded by the partition wall 13 and the other end (the other leg of the U-shaped legs) Part) faces the opening 14 and is connected to the lead, so that heat dissipation by releasing the heat generated by the gap diode 70 is enhanced by the amount of detour to the one end side. The terminal plate 30 formed in a substantially U shape is provided with a pair of left and right symmetrical, and is connected to each other by a conductor portion 50 bridged between the two. In the present invention, this terminal plate 30 is referred to as a chip connection terminal 30B.
[0024] 端子板 30の両側縁には付設部 34が張り出して設けられ、この付設部 34の端面が 隣接する端子板 30間にて対向配置されている。チップ接続端子 30Bには、この付設 部 34上にベアチップダイオード 70に対する載置面が設定されている。具体的には、 一方のチップ接続端子 30B (図 1に示す左側)には、対応するケーブル接続端子 30 A間に架橋された導体部 50との接続可能な位置に、ベアチップダイオード 70に対す る載置面が一つ設定されている。また、他方のチップ接続端子 30B (図 1に示す右側 )には、同じく対応するケーブル接続端子 30A間に架橋された導体部 50との接続可 能な位置に、ベアチップダイオード 70に対する載置面が一つ設定されるとともに、対 応するチップ接続端子 30B間に架橋された導体部 50との接続可能な位置に、ベア チップダイオード 70に対する載置面が一つ設定され、全部で二つの載置面が設定さ れている。この他方のチップ接続端子 30Bは、本発明における PN接合パターン変 換用のチップ接続端子として構成されるものである。  [0024] Attached portions 34 are provided on both side edges of the terminal plate 30 so as to protrude, and end surfaces of the attached portions 34 are disposed to face each other between the adjacent terminal plates 30. The mounting surface for the bare chip diode 70 is set on the attachment portion 34 in the chip connection terminal 30B. Specifically, one chip connection terminal 30B (left side shown in FIG. 1) is connected to the bare chip diode 70 at a position where it can be connected to the conductor portion 50 bridged between the corresponding cable connection terminals 30A. One mounting surface is set. The other chip connection terminal 30B (the right side in FIG. 1) has a mounting surface for the bare chip diode 70 at a position where it can be connected to the conductor 50 bridged between the corresponding cable connection terminals 30A. One mounting surface is set for the bare chip diode 70 at a position where it can be connected to the conductor part 50 bridged between the corresponding chip connection terminals 30B. Surface is set. The other chip connection terminal 30B is configured as a chip connection terminal for PN junction pattern conversion in the present invention.
[0025] 導体部 50は、図 3に示すように、端子板 30よりも薄肉の平板状に形成され、ベアチ ップダイオード 70をこれが載せられた端子板 30との間に挟み込むことで同べァチッ プダイオード 70に接続されている。また、導体部 50は四つの端子板 30間に架橋さ れることで全部で三つ設けられ、導体部 50を介して端子板 30間にベアチップダイォ ード 70が直列に接続されるようになって 、る。  [0025] As shown in FIG. 3, the conductor portion 50 is formed in a flat plate shape that is thinner than the terminal plate 30, and is sandwiched between the bare chip diode 70 and the terminal plate 30 on which it is placed. Connected to diode 70. Further, a total of three conductor portions 50 are provided by bridging between the four terminal plates 30 so that the bare chip diodes 70 are connected in series between the terminal plates 30 via the conductor portions 50. Become.
導体部 50のうち図 1に示す左側に位置するものは、その右端部にて対応するチッ プ接続端子 30Bに載せられたベアチップダイオード 70上に重ね合わされてリフロー 半田付け (後述する)がなされるとともに、その左端部にて対応するケーブル接続端 子 30A上に載せられて手半田付けがなされる。また、導体部 50のうち図 1に示す右 側に位置するものは、その左端部にて対応するチップ接続端子 30Bに載せられたべ ァチップダイオード 70上に重ね合わされてリフロー半田付けがなされるとともに、その 右端部にて対応するケーブル接続端子 30A上に載せられて手半田付けがなされる The conductor portion 50 located on the left side shown in FIG. 1 is superposed on the bare chip diode 70 mounted on the corresponding chip connection terminal 30B at the right end portion thereof and subjected to reflow soldering (described later). At the same time, it is placed on the corresponding cable connection terminal 30A at the left end and is hand-soldered. Further, the conductor portion 50 located on the right side shown in FIG. 1 is superposed on the chip diode 70 mounted on the corresponding chip connection terminal 30B at the left end thereof, and is subjected to reflow soldering. ,That At the right end, it is placed on the corresponding cable connection terminal 30A and hand-soldered.
[0026] そして、導体部 50のうち中央に位置するものは、その右端部にて対応するチップ接 続端子 30Bに載せられたベアチップダイオード 70上に重ね合わされてリフロー半田 付けがなされるとともに、その左端部にて対応するチップ接続端子 30B上に載せられ てリフロー半田付けがなされる。 [0026] The conductor portion 50 located in the center is superposed on the bare chip diode 70 mounted on the corresponding chip connection terminal 30B at the right end portion thereof, and is subjected to reflow soldering. Reflow soldering is performed on the corresponding chip connection terminal 30B at the left end.
導体部 50においてベアチップダイオード 70に接続される側とは反対側の端部には 、各端子板 30に設けられた位置決め突部 35が貫通し得る位置決め孔 51が形成さ れている。位置決め突部 35は、端子板 30の一部を切り起こして形成されるものであり 、導体部 50の位置決め孔 51を貫通するとともに導体部 50との間に半田が施される。 端子板 30において位置決め突部 35の根元部分の周囲には、位置決め突部 35の切 り起こしに伴い抜き空間 36が形成され、この抜き空間 36内に半田付けがなされること で半田熱が周囲に拡散しな 、ように設定されて!、る。  A positioning hole 51 through which a positioning projection 35 provided on each terminal plate 30 can pass is formed at the end of the conductor portion 50 opposite to the side connected to the bare chip diode 70. The positioning protrusion 35 is formed by cutting and raising a part of the terminal plate 30, and penetrates the positioning hole 51 of the conductor part 50 and is soldered between the conductor part 50. In the terminal plate 30, an extraction space 36 is formed around the root of the positioning protrusion 35 as the positioning protrusion 35 is raised, and soldering is performed in the extraction space 36 so that the soldering heat is It is set to not spread!
[0027] ベアチップダイオード 70は、 N側領域 71 (力ソード側)と P側領域 72 (アノード側)と を積層した構造とされ、その積層構造の周囲にガラス膜 (図示せず)を設けて構成さ れている。 The bare chip diode 70 has a structure in which an N-side region 71 (force sword side) and a P-side region 72 (anode side) are laminated, and a glass film (not shown) is provided around the laminated structure. It is configured.
ここで、一方のチップ接続端子 30B (図 1に示す左側)には、その一つの載置面に N側領域 71を向けるとともに、隣接するケーブル接続端子 30Aとの間に架橋された 導体部 50の一端部に P側領域 72を向けたベアチップダイオード 70が配置されてい る。ベアチップダイオード 70の N側領域 71と載置面との間、及びベアチップダイォー ド 70の P側領域 72と導体部 50の一端部との間には半田が形成されており、リフロー 半田付けがなされることでこれらが互 、に接続される。  Here, on one chip connection terminal 30B (left side shown in FIG. 1), the N-side region 71 is directed to one mounting surface, and the conductor part 50 bridged between the adjacent cable connection terminal 30A 50 A bare chip diode 70 having a P-side region 72 facing one end is disposed. Solder is formed between the N-side region 71 of the bare chip diode 70 and the mounting surface, and between the P-side region 72 of the bare chip diode 70 and one end of the conductor portion 50, and reflow soldering is performed. Are connected to each other.
[0028] また、他方のチップ接続端子 30B (図 1に示す右側)には、その二つの載置面のう ち、一方のチップ接続端子 30Bとの対応する載置面に N側領域 71を向けるとともに、 一方のチップ接続端子 30Bとの間に架橋された導体部 50の一端部に P側領域 72を 向けたベアチップダイオード 70が配置されている。導体部 50の他端部は、既述した ように、一方のチップ接続端子 30B上に重ね合わされている。ベアチップダイオード 70の N側領域 71と載置面との間、ベアチップダイオード 70の P側領域 72と導体部 5 0の一端部との間、及びベアチップダイオード 70と導体部 50の他端部との間には半 田が形成されており、リフロー半田付けがなされることでこれらが互いに接続される。 [0028] On the other chip connection terminal 30B (right side shown in FIG. 1), an N-side region 71 is provided on the mounting surface corresponding to one chip connection terminal 30B, out of the two mounting surfaces. In addition, a bare chip diode 70 having a P-side region 72 directed to one end portion of the conductor portion 50 bridged between the one chip connection terminal 30B is disposed. As described above, the other end portion of the conductor portion 50 is overlaid on the one chip connection terminal 30B. Between the N-side region 71 of the bare chip diode 70 and the mounting surface, between the P-side region 72 of the bare chip diode 70 and the conductor 5 A solder is formed between one end portion of 0 and between the bare chip diode 70 and the other end portion of the conductor portion 50, and these are connected to each other by reflow soldering.
[0029] さらに、他方のチップ接続端子 30B (図 1に示す右側)には、その二つの載置面のう ち、ケーブル接続端子 30Aとの対応する載置面に P側領域 72を向けるとともに、ケー ブル接続端子 30Aとの間に架橋された導体部 50の一端部に N側領域 71を向けた ベアチップダイオード 70が配置されて!ヽる。ベアチップダイオード 70の P側領域 72と 載置面との間、及びベアチップダイオード 70の N側領域 71と導体部 50の一端部と の間には半田が形成されており、リフロー半田付けがなされることでこれらが互いに 接続される。 [0029] Further, on the other chip connection terminal 30B (right side shown in FIG. 1), the P-side region 72 is directed to the placement surface corresponding to the cable connection terminal 30A, out of the two placement surfaces. The bare chip diode 70 with the N-side region 71 facing the one end portion of the conductor portion 50 bridged between the cable connection terminal 30A is disposed. Solder is formed between the P-side region 72 of the bare chip diode 70 and the mounting surface, and between the N-side region 71 of the bare chip diode 70 and one end of the conductor portion 50, and reflow soldering is performed. These are connected to each other.
[0030] リフロー半田付けがなされた後には、図 2に示すように、チップ接続端子 30Bが導 体部 50を介して連なった連鎖構造部 30Eが得られる。連鎖構造部 30Eの両側端部 (Uの字の両脚部)には、対応するケーブル接続端子 30A側に突出する導体部 50の 自由端部が露出して配置され、ここに後付けで対応するケーブル接続端子 30Aが手 半田付けにより接続されることになる。逆負荷がかかったときには、アノード側力もカソ ード側へ電流が流れ、つまり、左側のケーブル接続端子 30Aから右側のケーブル接 続端子 30Aへと導体部 50を介して端子板 30間を電流が流れることになる。  [0030] After the reflow soldering is performed, as shown in FIG. 2, a chain structure portion 30E in which the chip connection terminals 30B are connected via the conductor portion 50 is obtained. The free end part of the conductor part 50 protruding to the corresponding cable connection terminal 30A side is exposed at both end parts (U-shaped leg parts) of the chain structure part 30E. Connection terminal 30A is connected by hand soldering. When a reverse load is applied, current also flows to the cathode side on the anode side force.In other words, current flows between the terminal plate 30 from the left cable connection terminal 30A to the right cable connection terminal 30A via the conductor portion 50. Will flow.
[0031] 次に、本実施形態の製造方法を説明する。ベアチップダイオード 70及び導体部 50 をチップ接続端子 30Bに接続するには、チップ接続端子 30Bの載置面等にあらかじ め半田を供給しておき、そこに対応するベアチップダイオード 70及び導体部 50を載 せてリフロー炉(図示せず)に通して加熱する。このとき、一方のチップ接続端子 30B の位置決め突部 35の根元部分にも半田を供給しておき、そこに中央に位置する導 体部 50の他端部を載せて同じリフロー炉に通して加熱する。力べして得られるチップ 接続端子 30Bの連鎖構造部 30Eは、図 2及び図 3に示すように、他方のチップ接続 端子 30Bにベアチップダイオード 70に対する載置面が二箇所に設定されており、こ のうちの一方の載置面にはベアチップダイオード 70の N側が接続され、他方の載置 面にはベアチップダイオード 70の P側が接続されて 、るので、ケーブル接続端子 30 A側にベアチップダイオード 70に対する載置面を設定する必要がなくなる。  Next, the manufacturing method of the present embodiment will be described. In order to connect the bare chip diode 70 and the conductor portion 50 to the chip connection terminal 30B, solder is supplied in advance to the mounting surface of the chip connection terminal 30B, and the corresponding bare chip diode 70 and the conductor portion 50 are connected thereto. Place and heat through a reflow oven (not shown). At this time, the solder is also supplied to the base portion of the positioning protrusion 35 of one of the chip connection terminals 30B, and the other end portion of the conductor portion 50 located at the center is placed thereon and heated through the same reflow furnace. To do. As shown in FIGS. 2 and 3, the chain structure portion 30E of the chip connection terminal 30B obtained by force is provided with two mounting surfaces for the bare chip diode 70 on the other chip connection terminal 30B. One of the mounting surfaces is connected to the N side of the bare chip diode 70, and the other mounting surface is connected to the P side of the bare chip diode 70, so the cable connection terminal 30A side is connected to the bare chip diode 70. There is no need to set the mounting surface.
[0032] 上記のリフロー半田付け工程と前後して、ケーブル接続端子 30Aを出力ケーブル 9 0にかしめ付けておく。そして、連鎖構造部 30Eの両側端にて側方に突出する導体 部 50の自由端部に対して夫々対応するケーブル接続端子 30Aを重ね合わせ、そこ に手半田付けを施し、図 4に示すように、連鎖構造部 30Eの両側に出力ケーブル 90 付きのケーブル接続端子 30Aを接続する。これにより、各端子板 30が導体部 50を 介して互いに連結される。 [0032] Before and after the above reflow soldering process, the cable connection terminal 30A is connected to the output cable 9 Clamp to 0. Then, corresponding cable connection terminals 30A are superposed on the free ends of the conductor portions 50 projecting laterally at both ends of the chain structure portion 30E, and then hand soldered thereto, as shown in FIG. Connect the cable connection terminal 30A with the output cable 90 to both sides of the chain structure 30E. Thereby, the terminal plates 30 are connected to each other through the conductor portion 50.
[0033] 次 、で、この連結状態にある各端子板 30を基板 11に取り付ける。このとき、係止片 16の弾性係止によって端子板 30の浮き上がりが規制される。また、ケーブル押さえ 部材 20を出力ケーブル 90上に被着することにより、出力ケーブル 90が遊動規制さ れた状態で固定される。 Next, each terminal plate 30 in this connected state is attached to the substrate 11. At this time, the floating of the terminal plate 30 is restricted by the elastic locking of the locking piece 16. In addition, by attaching the cable pressing member 20 onto the output cable 90, the output cable 90 is fixed in a state in which the movement is restricted.
その後、ボックス本体 10を太陽電池モジュールの裏面側に接着材、両面テープ、 もしくはボルトで固着する。取り付けの過程で太陽電池モジュールの電極に接続され たリードを基板 11の開口 14を通してボックス本体 10内に引き込み、該リードを端子 板 30の先端部に半田接続する。それ力 シリコン榭脂等の絶縁榭脂をボックス本体 10内における仕切り壁 13の内側空間に充填し、さらにカバーを被せて蓋締めする。 絶縁榭脂により、カゝしめ接続部分、半田接続部分等の各接続部分が気密に封止さ れることとなる。  Thereafter, the box body 10 is fixed to the back side of the solar cell module with an adhesive, double-sided tape, or bolts. The lead connected to the electrode of the solar cell module in the process of attachment is drawn into the box body 10 through the opening 14 of the substrate 11, and the lead is soldered to the tip of the terminal plate 30. That force Fill the inner space of the partition wall 13 in the box body 10 with an insulating resin such as silicon resin, and then cover and tighten the lid. Each connection portion such as a crimp connection portion and a solder connection portion is hermetically sealed by the insulating resin.
[0034] 以上のように本実施形態によれば、ベアチップダイオード 70の PN接合の積層パタ ーンを変更等することにより、ケーブル接続端子 30Aをリフロー炉に通さずに済むよ うにしたから、ベアチップダイオード 70のリフロー半田付けがなされたチップ接続端 子 30Bに対して出力ケーブル 90にかしめ付けられたケーブル接続端子 30Aを手半 田付け等して接続することが可能となり、作業性の改善を図れる。  [0034] As described above, according to the present embodiment, by changing the PN junction laminated pattern of the bare chip diode 70, the cable connection terminal 30A is not passed through the reflow furnace. It is possible to connect the cable connection terminal 30A, which is crimped to the output cable 90, to the chip connection terminal 30B to which the diode 70 is reflow soldered. .
[0035] また、隣接するチップ接続端子 30B間に架橋された導体部 50は、その一端部にお いて他方のチップ接続端子 30Bに載せられたベアチップダイオード 70にリフロー半 田付けによって接続され、その他端部において一方のチップ接続端子 30Bに同じく リフロー半田付けによって接続されるから、一つのリフロー炉に通すだけで、隣接する チップ接続端子 30B同士が導体部 50によって連結された連鎖構造部 30Eを一挙に 形成できる。  [0035] Further, the conductor portion 50 bridged between the adjacent chip connection terminals 30B is connected to the bare chip diode 70 mounted on the other chip connection terminal 30B at one end thereof by reflow soldering, and the like. Since one end of the chip connection terminal 30B is also connected by reflow soldering at the end, the chain structure part 30E in which the adjacent chip connection terminals 30B are connected by the conductor part 50 can be formed by simply passing through one reflow furnace. Can be formed.
さらに、他方のチップ接続端子 30Bの両端部に、ベアチップダイオード 70に対する 載置面が設定されているから、取り扱い性に優れる。 Furthermore, the opposite end of the other chip connection terminal 30B is connected to the bare chip diode 70. Since the mounting surface is set, it is easy to handle.
<他の実施形態 >  <Other embodiments>
本発明は上記記述及び図面によって説明した実施形態に限定されるものではなく 、例えば次のような実施形態も本発明の技術的範囲に含まれ、さらに、下記以外にも 要旨を逸脱しない範囲内で種々変更して実施することができる。  The present invention is not limited to the embodiments described with reference to the above description and drawings. For example, the following embodiments are also included in the technical scope of the present invention, and are within the scope not departing from the gist other than the following. Various modifications can be made.
(1)本発明は、図 5に示すように、ベアチップダイオード 70が P側領域 72と N側領 域 71の間にシリコン榭脂層 73を介在させて構成される場合にも適用できる。  (1) The present invention can also be applied to a case where the bare chip diode 70 is configured by interposing a silicon resin layer 73 between the P-side region 72 and the N-side region 71 as shown in FIG.
(2)本発明は、図 6に示すように、個々のチップ接続端子 30Bが対応するべァチッ プダイオード 70及び導体部 50とリフロー半田付けによって接続され、その後、他方 のチップ接続端子 30Bから一方のチップ接続端子 30Bに突出する導体部 50の自由 端部に手半田付け等して両チップ接続端子 30Bを接続しても構わない。  (2) In the present invention, as shown in FIG. 6, each chip connection terminal 30B is connected to the corresponding diode 70 and conductor 50 by reflow soldering, and then one of the other chip connection terminals 30B is connected to the other. The two chip connection terminals 30B may be connected to the free ends of the conductor portions 50 protruding from the chip connection terminals 30B by hand soldering or the like.
(3)本発明は、チップ接続端子 30Bが略 Uの字形に屈曲することなく真直ぐ延出す る形態である場合にも適用できる。  (3) The present invention can also be applied to the case where the chip connection terminal 30B extends straight without bending into a substantially U shape.
(4)本発明は、ボックス本体内に三つ以上のチップ接続端子が導体部により連結さ れた状態で並列に収容されている場合にも適用できる。  (4) The present invention can also be applied to a case where three or more chip connection terminals are accommodated in parallel in a state of being connected by a conductor in the box body.
(5)本発明においては、導体部が隣接する二つの端子板のうちの一方の端子板と 一体化し、他方の端子板側に突出してそこに位置するベアチップダイオードをその 他方の端子板との間に挟み込むような構成であってもよい(特開 2004— 282107を 参照)。  (5) In the present invention, the conductor part is integrated with one of the two terminal plates adjacent to each other, and the bare chip diode located on the side protruding from the other terminal plate is connected to the other terminal plate. It may be configured to be sandwiched between them (see JP-A-2004-282107).
(6)本発明にお ヽては、導体部とケーブル接続端子とを超音波溶接もしくは抵抗溶 接によって接続しても構わな 、。  (6) In the present invention, the conductor portion and the cable connection terminal may be connected by ultrasonic welding or resistance welding.
(7)本発明は、導体部が対応する二つの端子板間に一つ以上の端子板を間に挟 んで架橋されて ヽる場合にも適用できる。  (7) The present invention can also be applied to a case where the conductor portion is bridged by sandwiching one or more terminal plates between two corresponding terminal plates.

Claims

請求の範囲 The scope of the claims
[1] 内部に複数の端子が並列に収容されて!、るボックス本体と、  [1] A plurality of terminals are housed in parallel inside the box body,
前記複数の端子のうちの二つの端子であって、太陽電池モジュール力 の起電力 を取り出すための出力ケーブルが圧着接続されたケーブル接続端子と、  Two of the plurality of terminals, a cable connection terminal to which an output cable for taking out an electromotive force of the solar cell module force is crimped, and
前記複数の端子のうち、前記ケーブル接続端子を除いた残りの端子であって、整 流機能を有するチップ状の整流素子本体が載置接続されるチップ接続端子と、 対応する二つの端子間に架橋され、前記整流素子本体をこれが載せられた前記チ ップ接続端子との間に挟み込み、逆負荷がかかったときに前記対応する二つの端子 同士を短絡させる導体部と、  Among the plurality of terminals, the remaining terminals excluding the cable connection terminal, between the corresponding two terminals and a chip connection terminal on which a chip-shaped rectifier body having a rectifying function is placed and connected. A cross-linked conductor portion that sandwiches the rectifier element body with the chip connection terminal on which the rectifying element body is placed, and short-circuits the corresponding two terminals when a reverse load is applied;
前記チップ接続端子のうちの一つの端子であって、前記整流素子本体に対する載 置面を二箇所に有し、このうちの一箇所の載置面に前記整流素子本体の N側 (カソ ード側)が接続され、残りの一箇所の載置面に前記整流素子本体の P側 (アノード側 )が接続される PN接合パターン変換用のチップ接続端子とを備えることを特徴とする 太陽電池モジュール用端子ボックス。  One of the chip connection terminals, which has two mounting surfaces for the rectifying device body, and one of the mounting surfaces has an N side (cathode) on the rectifying device body. And a chip connection terminal for PN junction pattern conversion, to which the P side (anode side) of the rectifying element main body is connected to the rest of the mounting surface. Terminal box.
[2] 前記導体部は、前記整流素子本体を間に挟んで前記チップ接続端子にリフロー半 田付けによって接続されており、かつ、 [2] The conductor portion is connected to the chip connection terminal by reflow soldering with the rectifier element body interposed therebetween, and
前記導体部には、前記チップ接続端子カゝら対応する前記ケーブル接続端子へ向 けて突出する自由端部を有するものが含まれ、この一対の自由端部に手半田付けも しくは超音波溶着等が施されることで、前記チップ接続端子と前記両ケーブル接続 端子とが接続されることを特徴とする請求の範囲第 1項記載の太陽電池モジュール 用端子ボックス。  The conductor portion includes one having a free end portion projecting toward the corresponding cable connection terminal from the chip connection terminal cap, and hand-soldering or ultrasonic wave is applied to the pair of free end portions. 2. The terminal box for a solar cell module according to claim 1, wherein the chip connection terminal and the both cable connection terminals are connected by welding or the like.
[3] 前記チップ接続端子が少なくとも二つ設けられ、対応する二つのチップ接続端子 間に架橋される前記導体部は、前記整流素子本体にリフロー半田付けによって接続 される側と反対側の端部にて、対応するチップ接続端子に同じくリフロー半田付けに よって接続されることを特徴とする請求の範囲第 1項または請求の範囲第 2項記載の 太陽電池モジュール用端子ボックス。  [3] At least two chip connection terminals are provided, and the conductor portion bridged between the corresponding two chip connection terminals is an end portion on the opposite side to the side connected to the rectifying element main body by reflow soldering. The terminal box for a solar cell module according to claim 1, wherein the terminal box is connected to the corresponding chip connection terminal by reflow soldering.
[4] 前記 PN接合パターン変換用のチップ接続端子は、 Uの字状に延出して形成され、 その Uの字の両脚部にそれぞれ前記整流素子本体に対する載置面を有していること を特徴とする請求の範囲第 1項または請求の範囲第 2項記載の太陽電池モジュ 用端子ボックス。 [4] The chip connection terminal for PN junction pattern conversion is formed to extend in a U-shape, and has mounting surfaces for the rectifying device main body on both legs of the U-shape, respectively. The terminal box for a solar cell module according to claim 1 or claim 2, wherein the terminal box is a solar cell module.
PCT/JP2005/019328 2004-12-22 2005-10-20 Terminal box for solar cell module WO2006067907A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004371519A JP2006179685A (en) 2004-12-22 2004-12-22 Terminal box for solar cell module
JP2004-371519 2004-12-22

Publications (1)

Publication Number Publication Date
WO2006067907A1 true WO2006067907A1 (en) 2006-06-29

Family

ID=36601517

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2005/019328 WO2006067907A1 (en) 2004-12-22 2005-10-20 Terminal box for solar cell module

Country Status (2)

Country Link
JP (1) JP2006179685A (en)
WO (1) WO2006067907A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3179627A1 (en) * 2015-12-08 2017-06-14 Tyco Electronics (Shanghai) Co., Ltd. Photovoltaic junction box

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112091347A (en) * 2020-08-31 2020-12-18 浙江双宇电子科技有限公司 Novel tin-dispensing and reflow soldering process method for solar photovoltaic junction box

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59165471A (en) * 1983-03-01 1984-09-18 シ−メンス,アクチエンゲゼルシヤフト Solar battery module
JPH05343724A (en) * 1992-06-04 1993-12-24 Sharp Corp Output terminal box for solar battery module
JPH11150286A (en) * 1997-11-17 1999-06-02 Canon Inc Moldless semiconductor device
JP2000216421A (en) * 1999-01-22 2000-08-04 Canon Inc Semiconductor device and photoelectromotive force element module using the same, solar battery module, and building material
JP2000228529A (en) * 1998-11-30 2000-08-15 Canon Inc Solar cell module having overvoltage preventing element and solar light power generating system using the same
JP2001119058A (en) * 1999-10-22 2001-04-27 Kanegafuchi Chem Ind Co Ltd Terminal box and method of assembling the same
JP2002057360A (en) * 2000-08-11 2002-02-22 Sumitomo Wiring Syst Ltd Solar battery module connecting terminal box device, and its manufacturing method
JP2002252356A (en) * 2001-02-23 2002-09-06 Sumitomo Wiring Syst Ltd Rectifying element for bypass and terminal box device for solar battery module using the rectifying element for bypass
JP2004214528A (en) * 2003-01-08 2004-07-29 Sumitomo Wiring Syst Ltd Terminal box equipment for solar cell module
JP2004247708A (en) * 2003-01-21 2004-09-02 Sumitomo Wiring Syst Ltd Terminal box for solar cell module and manufacturing method therefor

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59165471A (en) * 1983-03-01 1984-09-18 シ−メンス,アクチエンゲゼルシヤフト Solar battery module
JPH05343724A (en) * 1992-06-04 1993-12-24 Sharp Corp Output terminal box for solar battery module
JPH11150286A (en) * 1997-11-17 1999-06-02 Canon Inc Moldless semiconductor device
JP2000228529A (en) * 1998-11-30 2000-08-15 Canon Inc Solar cell module having overvoltage preventing element and solar light power generating system using the same
JP2000216421A (en) * 1999-01-22 2000-08-04 Canon Inc Semiconductor device and photoelectromotive force element module using the same, solar battery module, and building material
JP2001119058A (en) * 1999-10-22 2001-04-27 Kanegafuchi Chem Ind Co Ltd Terminal box and method of assembling the same
JP2002057360A (en) * 2000-08-11 2002-02-22 Sumitomo Wiring Syst Ltd Solar battery module connecting terminal box device, and its manufacturing method
JP2002252356A (en) * 2001-02-23 2002-09-06 Sumitomo Wiring Syst Ltd Rectifying element for bypass and terminal box device for solar battery module using the rectifying element for bypass
JP2004214528A (en) * 2003-01-08 2004-07-29 Sumitomo Wiring Syst Ltd Terminal box equipment for solar cell module
JP2004247708A (en) * 2003-01-21 2004-09-02 Sumitomo Wiring Syst Ltd Terminal box for solar cell module and manufacturing method therefor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3179627A1 (en) * 2015-12-08 2017-06-14 Tyco Electronics (Shanghai) Co., Ltd. Photovoltaic junction box

Also Published As

Publication number Publication date
JP2006179685A (en) 2006-07-06

Similar Documents

Publication Publication Date Title
JP3852711B1 (en) Terminal box for solar cell module
JP3852710B1 (en) Terminal box for solar cell module
US7928314B2 (en) Terminal box for a solar battery module and a method for producing such a terminal box
US20050224110A1 (en) Terminal box for a solar battery module and a method of mounting it
JP3767618B2 (en) Terminal box for solar cell module
WO2009129405A2 (en) Solar panel junction box
US20140130845A1 (en) Concentrator photovoltaic device and method for manufacturing concentrator photovoltaic device
JP5131562B2 (en) Terminal box for solar cell module
JP3580313B2 (en) Terminal box device for solar cell module and method of manufacturing the same
WO2006067907A1 (en) Terminal box for solar cell module
JPWO2016181525A1 (en) Solar cell module and method for manufacturing solar cell module
JP4412225B2 (en) Terminal box for solar cell module
JP2006351597A (en) Terminal box for solar cell module
JP2006351606A (en) Terminal box for solar cell module
JP2006059990A (en) Terminal box for solar cell module
JP2006351706A (en) Rectifier cell and terminal box for solar cell module
JP3744530B1 (en) Terminal box for solar cell module
JP2006013145A (en) Terminal box for solar cell module
JP2005353734A (en) Terminal box for solar cell module
JP3744529B1 (en) Terminal box for solar cell module
JP4088272B2 (en) Terminal box for solar cell module
JP2006135246A (en) Terminal box for solar cell module
JP3775428B2 (en) Terminal box device for solar cell module
JP3664311B1 (en) Terminal box for solar cell module
JP2011091189A (en) Element device for solar cell

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE