WO2006057590A1 - Dispositif pour systeme can - Google Patents

Dispositif pour systeme can Download PDF

Info

Publication number
WO2006057590A1
WO2006057590A1 PCT/SE2005/001548 SE2005001548W WO2006057590A1 WO 2006057590 A1 WO2006057590 A1 WO 2006057590A1 SE 2005001548 W SE2005001548 W SE 2005001548W WO 2006057590 A1 WO2006057590 A1 WO 2006057590A1
Authority
WO
WIPO (PCT)
Prior art keywords
frequency
oscillator
bit
module
controller
Prior art date
Application number
PCT/SE2005/001548
Other languages
English (en)
Inventor
Lars-Berno Fredriksson
Kenth Lennartsson
Original Assignee
Kvaser Consultant Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from SE0402573A external-priority patent/SE533636C2/sv
Application filed by Kvaser Consultant Ab filed Critical Kvaser Consultant Ab
Priority to EP05794435A priority Critical patent/EP1829294A1/fr
Publication of WO2006057590A1 publication Critical patent/WO2006057590A1/fr

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/407Bus networks with decentralised control
    • H04L12/413Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection (CSMA-CD)

Definitions

  • the present invention relates to a device intended to be comprised in a module in a CAN system with CAN connection.
  • CAN Controllers can only be set to certain bit times determined by the frequency of the oscillator that clocks the CC. For example, 1 Mbit/s can not be set at all with a 13 MHz or 33 MHz clock frequency, while with a 12 MHz frequency only the sample points 50% and 66.67% can be selected.
  • oscillators are required with great precision, often 500 ppm down to 20 ppm.
  • the USB standard demands at least 500 ppm precision and USB components often demand tighter tolerances, for example Philips recommends 50 ppm for its ISP1761 USB host controller.
  • Figure 6 shows in the form of a diagram additional relationships between bit constellations
  • TSEG_2 TSEG-2 .
  • the symbol 0 is dominant over 1.
  • a maximum of five consecutive symbols of the same value can be transmitted ' , after which at least one symbol of opposite value must be transmitted. If six or more symbols of the same type are to be transmitted, an extra symbol of opposite type is inserted, so-called bit stuffing.
  • bit stuffing For signalling, the Non Return to Zero
  • Figure 2 shows the invention schematically.
  • the object of the invention 202 and also one, 203, or more, 204, modules that are active on the bus are connected to a CAN connection 201.
  • the object of the invention has a microprocessor 205 with requisite peripherals 206 and can be connected via a connection 207 to a high-level computer 208, for example a PC, via a USB connection.
  • the microprocessor is connected to the CAN Controller CCl via the connection 209.
  • CCl signals on TXl are prevented from going out on the bus 201 but are returned to RXl.
  • the microprocessor has also one or more clock functions 219 with counter and capture register 220. Pulse trains 221 appear on the bus. Each such pulse train 221' changes between two differential voltage levels, level 0 (Level 0) and level 1 (Level 1) .
  • CTl receives a pulse train 221' and displays it on CCl' s RX input RXl at TTL level 220" .
  • the pulse train is now interpreted by CCl according to the rules for CAN.
  • the first change 242 from level 1 to level 0 is interpreted as SOF if level 0 still applies at the sample point, otherwise the change is disregarded.
  • the microcontroller 205 sets the oscillator 211 to 21.333 MHz and commands CCl to transmit any message in which the CAN identifier starts with 1111.
  • M32C has additional logic 322 that makes it possible to restart the counter when a set value has been reached or when the counter has reached its highest value, hexadecimal FFFF.
  • the counter logic has a function that means that an input can change level, that is a divided-down clock signal is obtained, relative to the connected clock frequency.
  • This output is thereafter connected to a second counter input 323 on M32C.
  • the input logic is set so that the signal is used to start and stop the counter.
  • This counter is set in such a way that it counts the internal clock 324 that is driven by the clock signal 315.
  • CTl signals a falling edge on TXl, which is forwarded to the counter 310 via the connection 332, the counter's value is captured in the capture register 2.
  • the microprocessor reads off the captured value one or several clock cycles after a falling edge has been detected on TXl.
  • the frequency of a particular module on the network can be obtained.
  • a virtual system frequency can be obtained.
  • OSC2 and CC2 are utilized to generate a pulse that is perceived by the target module alternately as the introduction to a message with the CAN identifier OOOOlx and as a message with the CAN identifier 0000Ox where a bit-stuffing error arises.
  • Figure 6 shows such pulses.
  • the target module will send an error frame after it has counted five recessive bits, while in the latter case, it does so immediately after it has detected the incorrect bit stuffing bit.
  • This makes it possible to measure the bit rate of the target system by basically the same method as described above for measuring the sample point by indirect utilization of the CAN specification' s definition of bit, stuffing bit, message and error handling.
  • the local time base may need to be matched to the high-level computer 407'. If the communication .between 402' and 407' uses a protocol that is based on synchronous time slots given by the high-level computer, for example USB, then its start-of-frame pulse can be utilized by counting the oscillator's 801 pulses during a timeslot.
  • a change-over unit 807 is caused by the CPU 405' to connect in SOF pulses from the USB unit 806 that start and stop the counter 802, or alternatively freeze its capture register. In this way, the number of pulses that 801 generates during a timeslot is obtained .
  • the number of stuffing bits can be calculated after reception by applying the rules of the CAN protocol and hence also the total number of bits B in the message.
  • the proposed invention can thus advantageously be used in general CAN systems where a module comprised in the system is selected as master module and does not adjust its frequency while all the other modules in the system obtain a reference frequency from the messages sent from the master module and adjust their oscillators using the said reference frequency.

Abstract

L'invention concerne un dispositif destiné à être incorporé comme module dans un système CAN présentant un raccordement. Le dispositif comprend un oscillateur qui génère plusieurs fréquences différentes en réponse à des instructions provenant d'un micro-ordinateur. De plus, un contrôleur CAN est incorporé, qui reçoit lesdites fréquences et est raccordé ou peut être raccordé au raccordement par l'intermédiaire d'un émetteur-récepteur. Le procédé de l'invention permet d'obtenir un instrument efficace pouvant être utilisé pour vérifier et valider un travail en association avec un système CAN.
PCT/SE2005/001548 2004-10-25 2005-10-15 Dispositif pour systeme can WO2006057590A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP05794435A EP1829294A1 (fr) 2004-10-25 2005-10-15 Dispositif pour systeme can

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
SE0402573A SE533636C2 (sv) 2004-10-25 2004-10-25 Anordning vid bussförbindelse i CAN-system
SE0402573-0 2004-10-25
SE0500088-0 2005-01-13
SE0500088 2005-01-13

Publications (1)

Publication Number Publication Date
WO2006057590A1 true WO2006057590A1 (fr) 2006-06-01

Family

ID=36498270

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE2005/001548 WO2006057590A1 (fr) 2004-10-25 2005-10-15 Dispositif pour systeme can

Country Status (2)

Country Link
EP (1) EP1829294A1 (fr)
WO (1) WO2006057590A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3160090A1 (fr) * 2015-10-20 2017-04-26 Nxp B.V. Dispositif de réseau de zone de contrôleur (can) et procédé de fonctionnement d'un dispositif can
CN107786402A (zh) * 2016-08-31 2018-03-09 北京金雅丰科贸有限公司 Ttcan控制通讯模块和车辆的ttcan控制通讯系统
CN109743228A (zh) * 2019-01-09 2019-05-10 上海科世达-华阳汽车电器有限公司 一种采样点位置的测定方法及系统
CN112639742A (zh) * 2018-08-28 2021-04-09 德克萨斯仪器股份有限公司 控制器局域网接收器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574848A (en) * 1993-08-24 1996-11-12 National Semiconductor Corporation Can interface selecting one of two distinct fault recovery method after counting a predetermined number of recessive bits or good can frames
WO1999025097A1 (fr) * 1997-11-08 1999-05-20 University Of Warwick Appareil de mesure de la charge de bus utilisant un detecteur d'enveloppe numerique
US6161190A (en) * 1997-05-27 2000-12-12 Robert Bosch Gmbh Clock signal loading device and method
US20040120356A1 (en) * 2002-12-19 2004-06-24 David Davenport Method and system for modulating a carrier frequency to support nondestructive bitwise arbitration of a communication medium

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574848A (en) * 1993-08-24 1996-11-12 National Semiconductor Corporation Can interface selecting one of two distinct fault recovery method after counting a predetermined number of recessive bits or good can frames
US6161190A (en) * 1997-05-27 2000-12-12 Robert Bosch Gmbh Clock signal loading device and method
WO1999025097A1 (fr) * 1997-11-08 1999-05-20 University Of Warwick Appareil de mesure de la charge de bus utilisant un detecteur d'enveloppe numerique
US20040120356A1 (en) * 2002-12-19 2004-06-24 David Davenport Method and system for modulating a carrier frequency to support nondestructive bitwise arbitration of a communication medium

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3160090A1 (fr) * 2015-10-20 2017-04-26 Nxp B.V. Dispositif de réseau de zone de contrôleur (can) et procédé de fonctionnement d'un dispositif can
US10614016B2 (en) 2015-10-20 2020-04-07 Nxp B.V. Controller area network (CAN) device and method for operating a CAN device
CN107786402A (zh) * 2016-08-31 2018-03-09 北京金雅丰科贸有限公司 Ttcan控制通讯模块和车辆的ttcan控制通讯系统
CN107786402B (zh) * 2016-08-31 2024-01-19 北京昱连科技有限公司 Ttcan控制通讯模块和车辆的ttcan控制通讯系统
CN112639742A (zh) * 2018-08-28 2021-04-09 德克萨斯仪器股份有限公司 控制器局域网接收器
CN109743228A (zh) * 2019-01-09 2019-05-10 上海科世达-华阳汽车电器有限公司 一种采样点位置的测定方法及系统

Also Published As

Publication number Publication date
EP1829294A1 (fr) 2007-09-05

Similar Documents

Publication Publication Date Title
US7934039B2 (en) Variable oscillator for generating different frequencies in a controller area network
US10146725B2 (en) Method and device for checking the correct functioning of a serial data transmission
EP1535170B1 (fr) Bus usb multivoie synchronisé
US7958438B2 (en) CAN system
Kannisto et al. Software and hardware prototypes of the IEEE 1588 precision time protocol on wireless LAN
JP5330415B2 (ja) データバスと、データバスに接続された複数の加入者とを含む通信システム、及び、このような通信システムの駆動方法
US8089991B2 (en) Network and method for clock synchronization of clusters in a time triggered network
US9461937B2 (en) Method and device for a serial data transmission with additionally inserted data
CN101399635A (zh) 通讯波特率自适应方法、装置以及主机
CN109951407B (zh) 使用计时器与多个从设备进行基于边沿的通信
CA2640556A1 (fr) Systeme reparti de synchronisation et de chronometrage
EP1829294A1 (fr) Dispositif pour systeme can
CN104317762A (zh) 一种fpga自适应控制rs485芯片收发方向的方法
US5402420A (en) Communication unit having non-destructive arbitration function
US6598107B1 (en) Method for communicating data on a serial bus
US8422613B2 (en) Clock-synchronous communication apparatus and communication system
CN113872727A (zh) 高速通信系统
KR102263092B1 (ko) 프로그래머블 게이트 어레이를 이용한 시각 동기장치 및 방법
CN117376049A (zh) 传感器和数字通信方法
JP2004287533A (ja) Usbデバイスコントローラ
CN114953787A (zh) 一种芯片、装置及数据传输方法
JPH04188920A (ja) クロック生成方式
JPH04150337A (ja) 時分割方向制御伝送方法と装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2005794435

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

WWP Wipo information: published in national office

Ref document number: 2005794435

Country of ref document: EP