WO2006018818A1 - Minimizing power consumption in high frequency digital circuits - Google Patents
Minimizing power consumption in high frequency digital circuits Download PDFInfo
- Publication number
- WO2006018818A1 WO2006018818A1 PCT/IB2005/052715 IB2005052715W WO2006018818A1 WO 2006018818 A1 WO2006018818 A1 WO 2006018818A1 IB 2005052715 W IB2005052715 W IB 2005052715W WO 2006018818 A1 WO2006018818 A1 WO 2006018818A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- frequency
- self
- bias
- digital circuit
- resonant frequency
- Prior art date
Links
- 238000000034 method Methods 0.000 claims description 22
- 239000004065 semiconductor Substances 0.000 claims description 5
- 230000035945 sensitivity Effects 0.000 claims description 3
- 230000008859 change Effects 0.000 claims description 2
- 230000010355 oscillation Effects 0.000 claims description 2
- 230000008901 benefit Effects 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000872 buffer Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
- H03K3/0233—Bistable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
- H03K3/2885—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit the input circuit having a differential configuration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
- H03K3/289—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable of the master-slave type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
Definitions
- the present invention relates to electronic digital circuitry, and more particularly to circuits and methods for operating high frequency dividers for minimized power consumption.
- Reduced current demand in electronic devices translates directly into longer battery life and lower power dissipation.
- Longer battery life is critical in wireless portable applications like cellphones, portable computers, and Wi-Fi wireless networking.
- Power dissipation goes up as the square of the current demanded, and any wasted heat produced can unnecessarily shorten device life.
- Semiconductor process variations and wide operating temperature ranges traditionally dictate high DC-biasing currents in order to guarantee reliable operation. Reducing these DC-biasing currents can lead to improved battery life.
- a frequency divider to produce the in- phase (I) and quadrature-phase (Q) clocks needed by the radio transmitters and receivers.
- a voltage controlled oscillator (VCO) is typically controlled by a phase locked loop (PLL) to synthesize one or more frequencies to drive the I-Q frequency divider.
- PLL phase locked loop
- Such dividers are conventionally constructed as two cross-coupled D-type flip-flops.
- the typical I-Q frequency divider will free oscillate at some frequency of its own choosing if there is no oscillator input drive.
- the self-resonant frequency represents the point where loop losses are minimum and positive feedback is maximum. This point represents maximum circuit power efficiency.
- the free-oscillating frequency is affected by the DC-biasing currents applied. In conventional circuit design, these DC-biasing currents are fixed and set high enough to guarantee an operational margin over the range of process variations and operating temperatures that are expected to occur. In actual fact, such currents are at least double that which are really necessary. Reducing these margins can significantly reduce overall operating currents and contribute substantially to battery life in portable devices.
- Each flip-flop comprises a gate section and a latch section. Each such section is respectively DC-biased by a gate-current (I gate ) and a latch-current (Ii atCh ) from independent current sources.
- I gate gate-current
- Ii atCh latch-current
- Such self-resonant frequency has been observed to be dependent on the ratio of Igate and li atC h DC-biasing currents applied.
- atCh DC-biasing currents can be varied over a wide range without any significant affect on the self-resonant frequency if the I gate /Iia tch ratio is maintained. Of course, such total current will directly affect battery consumption, and there is a minimal bias point where the circuit will no longer work.
- the I-Q frequency divider can function reliably in operation at its minimum total I gate and Ii atch DC-biasing currents if the ratio of these currents is adjusted to result in a self- resonant frequency that approximates the oscillator input frequency.
- a circuit embodiment of the present invention comprises a frequency divider connected to receive respective Igate and Iiatch DC-biasing currents. Such frequency divider will self-resonate at some frequency that depends in part on these DC-biasing currents.
- Corresponding current sources provide programmable magnitudes for each of these DC-biasing currents, and can therefore affect the self-resonant frequency and overall power consumption.
- the frequency divider is allowed to self-oscillate, and the DC-biasing currents are manipulated to cause the self-resonant frequency to approximate some target frequency.
- the DC-biasing currents can be opportunistically lowered and still maintain reliable operation when the self-resonant frequency of the frequency divider is tuned to the target operational frequency. Such calibration is repeated as needed during the service life of the device.
- An advantage of the present invention is a circuit is provided that can operate at reduced power.
- a further advantage of the present invention is a circuit is provided that can extend battery life in portable devices.
- a still further advantage of the present invention is that a method is provided for sensing an efficient DC-bias combination for a frequency divider.
- Fig. 1 is a schematic diagram of a frequency divider circuit embodiment of the present invention
- Fig. 2 is a flowchart diagram of a first method embodiment of the present invention, and is useful in the circuit of Fig. 1 ;
- Fig. 3 is a flowchart diagram of a second method embodiment of the present invention, and is also useful in the circuit of Fig. 1.
- Fig. 1 illustrates a frequency divider circuit embodiment of the present invention, and is referred to herein by the general reference numeral 100.
- the frequency divider circuit 100 comprises a first gate section 102, a first latch section 104, a second gate section 106, and a second latch section 108 that is cross-coupled back to the first gate section 102.
- a pair of output buffers 1 10 provides a differential output drive.
- a frequency meter 112 measures the oscillations (if any) at this output.
- a gate/latch bias generator 1 13 receives a control signal related to the self-resonant output frequency. It can switch off an oscillator input with a switch 1 14 during a calibration mode.
- a temperature sensor is included in the bias generator 1 15 for this purpose.
- the calibration mode may be engaged only once to detect and remove worst-case process margins, or every time the circuit is energized, or periodically, or on command.
- the values to set the I-gate and I-latch bias currents, determined during calibration, can be stored in non-volatile digital memory or analog sample-and-hold devices.
- a reference frequency input 1 16 is provided to the frequency meter 1 12.
- a gate- bias output 1 18 from generator 1 13 is applied to an I-gate bias current source 120.
- a latch- bias output 122 is applied to an I-latch bias current source 124.
- the frequency divider circuit 100 is such that its self-resonant frequency is dependent on the ratio of the I-gate and I-latch bias currents provided by current sources 120 and 124. Such self-resonant frequency also corresponds with the frequency at which the frequency divider circuit 100 has its best input signal sensitivity. If operated at such a frequency, the required input drive can be reduced and the loading on an oscillator can be minimized. An object of this is to reduce operating power without sacrificing performance or reliability.
- the sum total of the two I-gate and I-latch bias currents provided by current sources 120 and 124 is controlled by generator 1 12 to be just high enough to produce stable frequency divider circuit operation. Integrated circuit designers can optimize the high frequency performance of frequency divider circuit 100 by critically sizing the area of the gate pair transistors in relation to the latch pair transistors.
- the optimum ratio to set for the two I-gate and I-latch bias currents is determined during a calibration mode. One, or the other, or both such currents can be manipulated for the desired effects.
- the reference frequency input 1 16 is fixed to provide a frequency-measurement time-base.
- the bias generator 1 13 switches off oscillator input switch 114, and manipulates the ratio of gate-bias 118 and latch-bias 122 outputs until the self-resonant output frequency approximates a desired target frequency. These bias values are then stored.
- the reference frequency input 1 16 is adjusted to clock at the same frequency that the frequency divider circuit 100 should self- resonate.
- the bias generator 113 switches off oscillator input switch 114 and manipulates the ratio of gate-bias 1 18 and latch-bias 122 outputs until the self-resonant output frequency sample approximates the reference frequency input 1 16. These bias values are then stored. Other methods are also possible that take advantage of circuitry already included for other purposes. After the initial finding of the current ratio that results in the desired self-resonant frequency, both the I-gate and I-latch bias currents are reduced in parallel, while maintaining their ratio, to the point where no divider output is detected. Too little bias current causes the device to turn off.
- the I-gate and I-latch bias currents are tuned back up just high enough so that reliable frequency divider operation resumes. These bias current setpoints are then fixed, and the calibration mode is completed. Such currents are substantially less that those that would result if only worst-case process and temperature margins had to be fixed in the original integrated circuit design.
- a circuit operation method embodiment of the present invention comprises measuring a first self-resonant frequency of a digital circuit in a step 202.
- a first bias current applied to the digital circuit is adjusted to produce a second self-resonant frequency that approximates an operational frequency.
- the power required by the digital circuit reduces during operation from the first to second self-resonant frequencies.
- a second bias current applied to the digital circuit is adjusted to tune the circuit to the second self-resonant frequency.
- the ratio of the first and second bias currents is principally manipulated to effectuate the second self-resonant frequency.
- a step 212 the total of the first and second bias currents is adjusted to effectuate reduced power consumption by the digital circuit.
- a minimum total for the first and second bias currents is detected that still allows the digital circuit to continue to operate.
- a minimum total for the first and second bias currents, determined in the step of detecting, is set so the digital circuit will operate.
- Fig. 3 represents another method embodiment of the present invention, and is referred to herein by the general reference numeral 300.
- Method 300 is for reducing the power consumption of an electronic device during its operation. It comprises a step 302 that includes within an electronic device a digital circuit that has maximum signal input sensitivity at a self-resonant frequency, and such self-resonant frequency depends on at least one biasing input current.
- a step 304 is for measuring the self-resonant frequency.
- a step 306 is for adjusting at least one bias current applied to the digital circuit, to tune it to another self-resonant frequency that approximates an intended operational frequency.
- a step 308 operates the digital circuit thereafter at the bias currents determined in the step of measuring.
- the method 300 may comprise further steps.
- a step 310 adjusts the ratio of a first bias current and a second bias current to tune to a self-resonant frequency that approximates an intended operational frequency.
- a step 312 adjusts the total of the first and second bias currents to effectuate reduced power consumption by the digital circuit.
- a step 314 detects a minimum total for the first and second bias currents that allows the digital circuit to continue to operate.
- a step 316 fixes the first and second bias currents at respective values determined in detecting step 314.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
- Oscillators With Electromechanical Resonators (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007526686A JP2008510412A (en) | 2004-08-17 | 2005-08-17 | Minimizing power consumption in high-frequency digital circuits |
KR1020077003535A KR20070033470A (en) | 2004-08-17 | 2005-08-17 | Minimize power consumption in high frequency digital circuits |
EP05774786A EP1782534A1 (en) | 2004-08-17 | 2005-08-17 | Minimizing power consumption by tuning self-resonance in a frequency divider |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US60244104P | 2004-08-17 | 2004-08-17 | |
US60/602,441 | 2004-08-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006018818A1 true WO2006018818A1 (en) | 2006-02-23 |
Family
ID=35240893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2005/052715 WO2006018818A1 (en) | 2004-08-17 | 2005-08-17 | Minimizing power consumption in high frequency digital circuits |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1782534A1 (en) |
JP (1) | JP2008510412A (en) |
KR (1) | KR20070033470A (en) |
CN (1) | CN101006642A (en) |
WO (1) | WO2006018818A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100967043B1 (en) * | 2008-09-23 | 2010-06-29 | 삼성전기주식회사 | Frequency divider using latch structure |
US8456202B2 (en) * | 2011-02-15 | 2013-06-04 | Texas Instruments Incorporated | Latch divider |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5963073A (en) * | 1995-11-21 | 1999-10-05 | Nec Corporation | π/2 phase shifter |
-
2005
- 2005-08-17 EP EP05774786A patent/EP1782534A1/en not_active Withdrawn
- 2005-08-17 KR KR1020077003535A patent/KR20070033470A/en not_active Application Discontinuation
- 2005-08-17 JP JP2007526686A patent/JP2008510412A/en active Pending
- 2005-08-17 CN CNA2005800283160A patent/CN101006642A/en active Pending
- 2005-08-17 WO PCT/IB2005/052715 patent/WO2006018818A1/en active Application Filing
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5963073A (en) * | 1995-11-21 | 1999-10-05 | Nec Corporation | π/2 phase shifter |
Non-Patent Citations (2)
Title |
---|
KNAPP H ET AL: "A LOW-POWER 15-GHZ FREQUENCY DIVIDER IN A 0.8-MUM SILICON BIPOLAR TECHNOLOGY", IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, IEEE INC. NEW YORK, US, vol. 48, no. 2, February 2000 (2000-02-01), pages 2005 - 2008, XP000906160, ISSN: 0018-9480 * |
VAUCHER C S; APOSTOLIDOU M: "A low-power 20 GHz static frequency divider with programmable input sensitivity", 2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, 2002, Digest of Papers (Cat. No.02CH37280) 2002 IEEE Piscataway, NJ, USA, pages 235 - 238, XP002353985, Retrieved from the Internet <URL:http://ieeexplore.ieee.org/iel5/7899/21787/01012039.pdf?tp=&arnumber=1012039&isnumber=21787> [retrieved on 20051114] * |
Also Published As
Publication number | Publication date |
---|---|
CN101006642A (en) | 2007-07-25 |
KR20070033470A (en) | 2007-03-26 |
JP2008510412A (en) | 2008-04-03 |
EP1782534A1 (en) | 2007-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7622996B2 (en) | Multi-loop phase locked loop circuit | |
US4896122A (en) | Multiple bandwidth crystal controlled oscillator | |
US8350600B2 (en) | Glitchless clock multiplexer controlled by an asynchronous select signal | |
US8525603B2 (en) | Oscillating signal generating device and related method | |
US7514974B2 (en) | Method and apparatus for adjusting on-chip delay with power supply control | |
EP2283406B1 (en) | Method and apparatus for divider unit synchronization | |
US20080100391A1 (en) | Resistor-capacitor oscillation circuit capable of adjusting oscillation frequency and method of the same | |
JP6252888B2 (en) | PLL circuit, calibration method, and wireless communication apparatus | |
US20070013449A1 (en) | Oscillation device and controlling method therefor | |
US20050189972A1 (en) | System and method for achieving low power standby and fast relock for digital phase lock loop | |
US9641183B2 (en) | Dual-loop programmable and dividerless clock generator for ultra low power applications | |
CN112234981B (en) | Data and clock recovery circuit | |
US8040192B2 (en) | Power supply voltage output circuit | |
US9602110B1 (en) | Oscillator amplifier biasing technique to reduce frequency pulling | |
JP2007208584A (en) | Frequency adjusting circuit | |
US7515004B2 (en) | Voltage controlled oscillator with duty correction | |
US6570423B1 (en) | Programmable current source adjustment of leakage current for phase locked loop | |
WO2006018818A1 (en) | Minimizing power consumption in high frequency digital circuits | |
JP2009510834A (en) | Tri-state phase-locked loop to save power | |
US6765836B2 (en) | Semiconductor memory with a clock synchronization device having a temperature controlled delay circuit | |
EP4109746A1 (en) | Fast start-up crystal oscillator and fast start-up method thereof | |
US6795516B1 (en) | Reset circuit and pll frequency synthesizer | |
US6882230B2 (en) | System and method for control parameter re-centering in a controlled phase lock loop system | |
JP2794165B2 (en) | PLL circuit having lock maintaining circuit | |
JP2009232018A (en) | Piezoelectric oscillator, and real time clock |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2005774786 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077003535 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007526686 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580028316.0 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWP | Wipo information: published in national office |
Ref document number: 1020077003535 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2005774786 Country of ref document: EP |