WO2006012255A1 - Module integrating mems and passive components - Google Patents
Module integrating mems and passive components Download PDFInfo
- Publication number
- WO2006012255A1 WO2006012255A1 PCT/US2005/022359 US2005022359W WO2006012255A1 WO 2006012255 A1 WO2006012255 A1 WO 2006012255A1 US 2005022359 W US2005022359 W US 2005022359W WO 2006012255 A1 WO2006012255 A1 WO 2006012255A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- chamber
- passive components
- coupled
- die
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 155
- 238000000034 method Methods 0.000 claims abstract description 28
- 230000008878 coupling Effects 0.000 claims abstract description 20
- 238000010168 coupling process Methods 0.000 claims abstract description 20
- 238000005859 coupling reaction Methods 0.000 claims abstract description 20
- 235000012431 wafers Nutrition 0.000 claims description 96
- 239000000463 material Substances 0.000 claims description 32
- 229910052751 metal Inorganic materials 0.000 claims description 32
- 239000002184 metal Substances 0.000 claims description 32
- 239000003566 sealing material Substances 0.000 claims description 17
- 230000011664 signaling Effects 0.000 claims description 17
- 239000004020 conductor Substances 0.000 claims description 15
- 239000003990 capacitor Substances 0.000 claims description 8
- 239000011521 glass Substances 0.000 claims description 8
- 238000007789 sealing Methods 0.000 claims description 6
- 239000000853 adhesive Substances 0.000 claims description 3
- 230000001070 adhesive effect Effects 0.000 claims description 3
- 238000010295 mobile communication Methods 0.000 claims description 2
- 238000004377 microelectronic Methods 0.000 description 13
- 229910000679 solder Inorganic materials 0.000 description 13
- 150000002739 metals Chemical class 0.000 description 9
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 229910052737 gold Inorganic materials 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 238000000608 laser ablation Methods 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 206010010144 Completed suicide Diseases 0.000 description 2
- 238000005299 abrasion Methods 0.000 description 2
- 239000003570 air Substances 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 230000005496 eutectics Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004927 fusion Effects 0.000 description 2
- JVPLOXQKFGYFMN-UHFFFAOYSA-N gold tin Chemical compound [Sn].[Au] JVPLOXQKFGYFMN-UHFFFAOYSA-N 0.000 description 2
- 230000012447 hatching Effects 0.000 description 2
- 238000005459 micromachining Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000004026 adhesive bonding Methods 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 239000012080 ambient air Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- -1 etc.) Substances 0.000 description 1
- 239000006260 foam Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
- B81C1/0023—Packaging together an electronic processing unit die and a micromechanical structure die
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/701—Integrated with dissimilar structures on a common substrate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/724—Devices having flexible or movable element
Definitions
- An embodiment of the invention relates to an apparatus including one or more microelectromechanical systems (MEMS) and one or more passive components.
- MEMS microelectromechanical systems
- Microelectromechanical systems are generally packaged in order to protect their generally fragile mechanical structures from damage and shield them from the environment. Ceramic, glass, and other dedicated packages may be used to package the MEMS. However, the packages often tend to be costly and large.
- Passive components such as, for example, capacitors and inductors
- the passive components are generally employed as discrete components, such as individual capacitors and inductors.
- the discrete components may be assembled onto a board, along with the packaged MEMS.
- the separate assembly of the discrete components and the packaged MEMS onto the board tends to be time consuming and costly, and the assembly tends to be large.
- Figure 1 shows an enlarged cross-sectional view of a package or module, according to one embodiment of the invention.
- Figure 2 shows a top planar view of the module of Figure 1.
- Figure 3 shows an enlarged cross-sectional view of a module, according to another embodiment of the invention.
- Figure 4 shows a top planar view of the module of Figure 3.
- Figure 5 shows a method of making a module or bonded wafer assembly, according to one embodiment of the invention.
- Figure 6 shows forming a module by coupling a first die with a second die, according to one embodiment of the invention.
- Figure 7 shows forming a bonded wafer assembly by coupling a first wafer with a second wafer, according to one embodiment of the invention.
- Figure 8 shows aligning a MEMS wafer over a passive components wafer, according to one embodiment of the invention.
- Figure 9 shows coupling the aligned wafers of Figure 8, according to one embodiment of the invention.
- Figure 10 shows removing a portion of the MEMS wafer of Figure 9 to expose interconnect structures, according to one embodiment of the invention.
- Figure 11 shows singulation of the bonded wafer assembly of Figure 10 to form modules, according to one embodiment of the invention.
- Figure 12 shows aligning a MEMS wafer, having a portion removed therefrom, over a passive components wafer, according to one embodiment of the invention.
- Figure 13 shows coupling the aligned wafers of Figure 12, according to one embodiment of the invention.
- Figure 14 shows removing another portion of the MEMS wafer, after coupling the wafers as shown in Figure 13, in order to provide access to interconnect structures, according to one embodiment of the invention.
- Figure 15 shows singulation of the bonded wafer assembly of Figure 14 to form modules, according to one embodiment of the invention.
- Figure 16 shows corresponding cross-sectional and top planar views of areas of the MEMS wafer that may be removed to provide access to interconnect structures, according to one embodiment of the invention.
- Figure 17 shows a wireless device including a module as disclosed herein, a GSM transceiver, and an antenna, according to one embodiment of the invention.
- Figure 1 shows an enlarged cross-sectional view of a package or module
- the module includes a first substrate 102, a second substrate 104, a chamber 106 between the first substrate and the second substrate, a seal 108 between the first substrate and the second substrate and around a periphery of the chamber, one or more microelectromechanical systems (MEMS) 110 coupled with the first substrate within the chamber, one or more passive components 112, which are sometimes referred to simply as passives, coupled with the second substrate within the chamber, interconnects 114 within the chamber to couple the first substrate with the second substrate, and vias 116 coupled with the interconnects to couple the module with a signaling medium that is external to the module.
- MEMS microelectromechanical systems
- the module 100 includes the first substrate 102 and the second substrate
- the substrates generally refer to workpiece objects having portions that have been transformed by a sequence of operations into microelectronic circuits, structures, or other configurations.
- the first substrate and the second substrate may each include a die.
- the die may be singulated or otherwise separated from a wafer, for example. Dice are also occasionally referred to as chips, monolithic devices, semiconductor devices, integrated circuits, or microelectronic devices.
- the die or wafer may include a semiconductor material (for example silicon), non-semiconductor material, or a combination of semiconductor and non-semiconductor materials.
- silicon die or wafers may be used for both the substrates to provide substantially better thermal matching than a ceramic or glass "lid wafer".
- a lower surface 103 of the first substrate is facing, and is generally aligned above, an upper surface 105 of the second substrate.
- terms such as, for example, “upper”, “lower”, “top”, “bottom”, “right”, “left”, “vertical”, and the like, are used herein to facilitate the description of the structure of the module as illustrated. It will be evident that the apparatus may be used in a variety of orientations including, but not limited to, an inverted orientation in which the passive components are on top, and the MEMS are on the bottom.
- the chamber 106 Between the first substrate and the second substrate is the chamber 106.
- the seal 108 Around a periphery of the chamber, and between the first substrate and the second substrate, is the seal 108.
- the seal may form the walls of the chamber, and the first and the second substrate may respectively form the ceiling and the floor of the chamber, although other embodiments of the invention are not so limited.
- the seal 108 may include a material or device of closure or containment of the chamber 106.
- the seal may tend prevent, or at least reduce, the exchange of materials between the chamber and an environment surrounding the chamber.
- the seal may tend to reduce the entry of ambient air, water (for example moisture), or other materials in the chamber, reduce the pressurization of a vacuous chamber, reduce the loss of pressure from a pressurized chamber, and/or limit the escape of a noble gas, other inert material, or other material that is included in the chamber.
- the chamber 106 may include a hermetically sealed chamber, and the seal may include a hermetic seal, although this is not required.
- the hermetically sealed chamber may be generally airtight or impervious to water (for example moisture), air, or another material that may be present in the environment surrounding the chamber or module. This may help to protect structures in the chamber from stiction, corrosion (for example oxidation), or other potential problems associated with air or moisture, for example.
- the seal may include a dedicated ring of sealing material that extends around a periphery of the chamber.
- the sealing material may include a metal (for example gold, a solder, a eutectic metal, or a thermocompression metal), a frit glass, or an adhesive (for example epoxy resin, benzocyclobutene, or other organic polymeric material), to name just a few examples.
- a metal for example gold, a solder, a eutectic metal, or a thermocompression metal
- a frit glass for example epoxy resin, benzocyclobutene, or other organic polymeric material
- an adhesive for example epoxy resin, benzocyclobutene, or other organic polymeric material
- ring does not necessarily imply circularity.
- the ring may include a circular, rectangular, square, polygonal, or other closed plane shape.
- the ring of sealing material may be formed on the substrate by deposition, electroplating, or printing, for example.
- a preformed ring of sealing material such as, for example, a solder ring, or plastic ring (for example an epoxy resin ring or benzocyclobutene ring), may be introduced between the substrates prior to bonding, and then subsequently bonded to the lower surface of the first substrate and the upper surface of the second substrate.
- Another suitable seal may include a surface bond between the first substrate and the second substrate.
- the seal may include an anodic, fusion, or surface-activated bond. These bonds also tend to provide hermetic seals. If such a bond is employed, in one aspect, the MEMS and passive components may optionally be recessed in the substrates relative to the lower surface of the first substrate and the upper surface of the second substrate, for example, in a cavity or other recess.
- MEMS 110 may be used to refer to either a single microelectromechanical system or multiple microelectromechanical systems. As viewed, the MEMS are physically attached to the lower surface of the first substrate and electrically connected to a microelectronic circuit or other configuration of the first substrate.
- the microelectronic configuration or circuit may include a signaling medium or path, such as, for example, conductive microelectronic paths, that allow the MEMS to be electrically connected or otherwise coupled with the second substrate.
- the microelectronic configuration or circuit may include metals, conductive semiconductor materials, or other conductive materials.
- the MEMS generally represent miniaturized devices having three- dimensional structure and including both mechanical and electrical components, for example electrically activated moving parts.
- the MEMS may be released.
- each of the one or more MEMS may have a dimension that is less than a millimeter (mm, one thousandth of a meter), and often (but not always) more than about a micrometer ( ⁇ m, one millionth of a meter).
- MEMS devices may include one or more switches, tunable switches, cantilever beam arrays, resonators, film bulk acoustic resonators (FBARs), FBAR filters, varactors, radio-frequency MEMS, hinged mirrors, pressure sensors, tunable capacitors, or combinations thereof.
- FBARs film bulk acoustic resonators
- MEMS microoptoelectromechanical systems
- MEMS are occasionally known as micromachines (for example in
- microelectromechanical system and “MEMS” are intended to encompass devices referred to by the terms micromachine and/or micro systems technology device.
- the passive components are physically attached to the upper surface of the second substrate and electrically connected to a microelectronic configuration or circuit of the second substrate.
- Suitable passive components include, but are not limited to, resistors, capacitors, inductors, and combinations thereof.
- the MEMS 110 are integrated in a single module 100 with the passive components 112.
- a ceramic "lid wafer”, which may tend to be large and expensive, is not required to package the MEMS.
- the second substrate, which includes the passive components may be used to package the MEMS.
- the assembly of a separately packaged MEMS and individual discrete passive components to a board is not required. This may tend to reduce the time and costs of assembly, as well as reduce the size of the module.
- a smaller module may be better suited for deployment in a small electronic device, such as, for example, a cellular phone, personal digital assistant, PCMCIA (Personal Computer Memory Card International Association) card, or the like.
- PCMCIA Personal Computer Memory Card International Association
- the module further includes the interconnects 114.
- the interconnects are located within the chamber, between the first substrate and the second substrate, within the perimeter or confines of the seal.
- the interconnects may include structures including electrically conductive materials to electrically couple the first substrate with the second substrate through a conductive path, link, or signaling medium.
- a variety of interconnect structures are known. Suitable interconnects include, but are not limited to, bumps, solder bumps, bondpads, traces, wires, and combinations thereof.
- the interconnects are commonly employed in the interconnects, due, at least in part, to their high conductivities. However, electrically conductive materials or conductors other than metals are also suitable.
- the interconnects may include a doped polysilicon, doped single-crystal silicon, refractory metal suicide, or a combination of such materials.
- top terminal ends or portions of the interconnects are physically attached and electrically connected to the microelectronic configuration or circuit of the first substrate, and bottom terminal ends or portions of the interconnects are physically attached and electrically connected to the microelectronic configuration or circuit of the second substrate.
- the interconnects are on the right and left sides of the MEMS and passive components, although this is not required.
- the module further includes the vias 116.
- the vias are an example of a conductive path that may be used to connect the module to an external signaling medium, such as, for example, a circuit, printed circuit board, or other portion of an electronic device, to name a few examples.
- the vias may include vertical holes or other openings through an entire thickness of a substrate that are filled with, or otherwise include, a metal or other conductive material. Suitable metals include, but are not limited to, aluminum, copper, gold, and solders.
- the openings may be filled with such metals by electroplating, electroless plating, or physical vapor deposition, for example.
- the vias include openings through an entire thickness of the first substrate, although this is not required. In alternate embodiments of the invention, the vias may be through the second substrate, or some vias may be through the first substrate and other vias may be through the second substrate.
- the vias are generally located over or under the interconnects.
- the vias are located over the interconnects.
- each of the vias includes a first terminal end or portion, and a second terminal end or portion.
- the first terminal end or portion (for example the bottom) of each of the vias is physically attached to and electrically connected to one of the interconnects.
- the second terminal end or portion (for example the top) of each of the vias is outside of the chamber, and forms an external surface of the module.
- Figure 2 shows a top planar view of the module 100 of Figure 1.
- a section line 1--1 shows the location of the cross-section used for Figure 1.
- the size selected for the top view is slightly reduced compared to the size of the cross-sectional view. Also, some hatching is omitted to avoid obscuring the view.
- dashed lines are used to show the location of the seal 108, which is underneath the first substrate 102, and hidden.
- Within the perimeter of the seal are tops of the vias 116.
- the tops of four vias are shown, arranged in a reticulated or grid-like arrangement, with two vias on each side. However, this particular number and arrangement of vias is not required.
- the tops of the vias are exposed, and are accessible from the outside of the module.
- the tops may be used to electrically connect circuitry inside the module, such as, the MEMS and passive components, for example, to an external signaling medium.
- Conductors such as, for example, solder bumps, metal wires, or the like, may be connected between the tops and the external signaling medium.
- the tops may be connected to the external signaling medium through a surface mount technology (SMT), for example.
- SMT surface mount technology
- FIG. 3 shows an enlarged cross-sectional view of a module 300 that includes an insulating layer 330, conductive pads 332 over the insulating layer on the outside of the module, and conductive paths 334 that are at least partially buried in the insulating layer which lead from conductors inside of the module (for example interconnects) to the conductive pads, according to one embodiment of the invention.
- the module also includes a first substrate 302, a second substrate 304, a chamber 306, a seal 308, MEMS 310, passive components 312, and interconnects 314. Two or more MEMS and passive components are shown, in this embodiment, although this is not required. These components may optionally have some or all of the characteristics of the correspondingly named components of the module 100 shown in Figures 1-2. To avoid obscuring the following description, the discussion below will primarily focus on the different and/or additional structures and characteristics of the module 300.
- the insulating layer 330 is disposed between the second substrate and the passive components, although this is not required. In alternate embodiments of the invention, the insulating layer may be disposed between the first substrate and the MEMS, or between both the second substrate and the passive components and the first substrate and the MEMS.
- the insulating layer may include an oxide of silicon (for example silicon dioxide, SiO 2 ), although this is not required.
- Other insulating materials or dielectrics, such as, for example, polymeric foams or other organic insulating materials may also optionally be employed.
- a separate or dedicated insulating layer is not required if the substrate is sufficiently insulating to prevent a short.
- the conductive paths 334 are disposed in the insulating layer 330 and may lead from conductors inside of the module, such as, for example, the interconnects 314, to the conductive pads 332.
- the conductive paths may include trenches or other openings in the insulating layer that are filled with, or otherwise include, a metal or other conductive material.
- the insulating layer and conductive paths may be formed on the substrate by deposition, such as chemical vapor deposition (CVD) or physical vapor deposition (PVD) (e.g., sputtering), for example, and lithographically patterned using etching, such as wet chemical or plasma etching, for example.
- Suitable conductive materials include, but are not limited to, aluminum, copper, gold, solders, other metals, and other conductive materials, such as, for example, appropriately doped semiconductors.
- the trenches may be formed by sawing or etching, for example, followed by metal deposition.
- the conductive paths may be buried in the insulating layer.
- the conductive paths under or otherwise proximate the seal are buried in the insulating layer. If the seal is conductive, this may help to prevent an electrical connection.
- the seal may include an insulating material, such as, for example, a frit glass or insulating organic material, in which case the conductive paths may not be buried.
- Each of the conductive paths has a first terminal end or portion and a second terminal end or portion. Each first terminal end may emerge from the insulating layer and maybe coupled with one of the interconnects 314. Each second terminal end may emerge from the insulating layer and maybe coupled with one of the conductive pads 332 outside the module. [0055]
- the conductive pads 332 overly the insulating layer and the second terminal ends of the conductive paths.
- the conductive pads may include a conductive material, such as, for example, aluminum, copper, gold, solder, or another metal, or another conductive material, for example a metal suicide.
- the conductive pads may be used to electrically connect or couple the module to an external signaling medium, for example, through wirebonding.
- a thin gold wire for example having a diameter of about thirty micrometers, may be used as a package lead to connect to the pads.
- a dimension, such as a length and a width, of the first substrate may be less than a dimension of the second substrate to provide greater accessibility to the conductive pads.
- Figure 4 shows a top planar view of the module 300 of Figure 3.
- a section line 3—3 shows the location of the cross-section used for Figure 3.
- the size selected for the top view is slightly reduced compared to the size of the cross-sectional view. Also, some hatching is omitted to avoid obscuring the view.
- the top surfaces of the first substrate 302, the insulating layer 330, and the conductive pads 332 are visible. Dashed lines are used to show the location of the seal 308, and the conductive paths 334, which may be underneath the first substrate, and hidden. Within the perimeter or confines of the seal are the first terminal ends of each of the conductive paths, which may each be coupled or connected with an interconnect.
- the modules 100, 300 that are shown in Figures 1-2 or 3-4, respectively may be provided in an unconnected form in which the vias 116 or conductive pads 332, respectively, are not connected to an external signaling medium.
- the modules 100, 300 may be provided in a connected form in which the vias 116 or conductive pads 332, respectively, are connected to an external signaling medium.
- Figure 5 shows a method 500 of making a module or other apparatus, such as, for example, a bonded wafer assembly, according to one embodiment of the invention.
- the method includes providing a first substrate, such as a wafer or die, for example, having one or more MEMS coupled thereto, at block 510, and providing a second substrate, such as a wafer or die, for example, having one or more passive components coupled thereto, at block 520.
- Providing the substrates may include fabricating, purchasing, or otherwise providing the substrates, hi one embodiment of the invention, a first wafer and MEMS may be fabricated by one sequence of operations, and a second wafer and passive components may be fabricated by another, different sequence of operations.
- the process or sequence used to fabricate the MEMS and the passive components are generally sufficiently diverse that it is appropriate to provide the MEMS and passive components on different, separately fabricated wafers, in order to avoid a more complicated and usually more expensive combined process.
- the first substrate, having the one or more MEMS coupled thereto, and the second substrate, having the one or more passive components coupled thereto may be aligned, at block 530.
- an active surface of the first substrate having the MEMS may be aligned face-to-face with an active surface of the second substrate having the passive components.
- the substrates may be introduced in an alignment tool, such as, for example, a bond aligner.
- the bond aligner or other tool may precisely align the substrates.
- the bond aligner may take photographs of the active surfaces of the substrates, including the MEMS and passive components, and use the photographs to align the substrates.
- the aligned substrates may be coupled.
- the one or more MEMS may be electrically coupled with the one or more passive components, at block 540.
- the coupling may include forming an interconnect or other conductive path from a microelectronic configuration or circuit of the first substrate to a microelectronic configuration or circuit of the second substrate.
- the interconnect or other conductive path may complete a circuit that includes the one or more MEMS and the one or more passive components.
- a chamber containing or otherwise including the one or more MEMS and the one or more passive components may be sealed, at block 550.
- a seal may be formed by bonding a sealing material between the substrates, or by forming a surface bond between the substrates, to name a few examples. In addition to providing protection to the MEMS, the seal may help to provide physical integrity to the module.
- Figure 6 shows forming a module by coupling a first die 602 with a second die 604, according to one embodiment of the invention.
- the first die 602 has one or more MEMS (M) 610, a ring of sealing material 608 A, and interconnect material (for example metal bondpads) 614A, coupled therewith.
- the second die 604 has one or more passive components (P) 612, a matching or otherwise corresponding ring of sealing material 608B, and matching or otherwise corresponding interconnect material (for example matching metal bondpads) 614B, coupled therewith.
- MEMS MEMS
- P passive components
- sealing and interconnect materials may also optionally match or correspond in size, shape, or other attributes.
- the use of matching or corresponding sealing and interconnect materials is not required.
- a single sealing ring or material and/or interconnect material may be used to couple the dice or wafers.
- a single preformed solder ring or solder bumps extending the full distance between the substrates may be used.
- interconnect materials 614A, 614B may each include patterned metal layers that have been patterned, for example, from native metal layers of the substrates. Thick metal layers that are often used to fabricate passive components may be used as sealing and/or interconnect materials. Conductive paths buried in an insulating layer, which are often available in a passives wafer fabrication process, may be used as previously described to connect the module to an external signaling medium.
- the patterned metal layers may each include a stack of two or more abutting metal layers that have been patterned by lithography or micromachining, for example.
- the stack may include, from the substrate going outward, about five microns of nickel, then about five microns of a gold-tin eutectic solder, such as an 80% gold, 20% tin solder, for example.
- the nickel may serve as a standoff to provide additional separation between the substrates, and may serve as a wettable adhesion layer for the gold-tin solder, which may be used to form a strong mechanical and electrical coupling to corresponding features on the opposing substrate.
- the same or similar stack may optionally be used for both rings of sealing material and the interconnect materials. The use of patterned metal layers and stacks is not required.
- the dice in coupling the dice 602, 604, the dice may be aligned, and then brought in close proximity. Either one or both of the dice may be moved. At some point, as the dice are brought close together, the ring of sealing material 608A and the corresponding ring of sealing material 608B may come in contact. At about the same or similar time, the interconnect material 614A and the corresponding interconnect material 614B may come in contact.
- the contacted sealing and interconnect materials may be bonded together.
- the interconnect materials may be bonded together using methods including, but not limited to, solder reflow, thermocompression bonding, and other metal bonding methods.
- these methods may be suitable, as well as methods such as, for example, frit glass bonding, adhesive bonding, anodic bonding, fusion bonding, and surface-activated bonding, to name a few.
- a flip- chip type tool may be used for the bonding.
- the bonding of these materials may form a seal around an internal chamber and interconnects within the chamber.
- Figure 7 shows forming a bonded wafer assembly including unsingulated modules by coupling a first wafer 702 with a second wafer 704, according to one embodiment of the invention.
- the first wafer 702 includes an array 770 of twelve unsingulated dice
- the second wafer 704 includes a corresponding array 772 of twelve unsingulated dice.
- each wafer may include two or more unsingulated dice.
- the dice may include electronically independent but unseparated microelectronic devices.
- the wafers may be aligned such that the die of the first wafer and the corresponding die of the second wafer are aligned and so that the rings and interconnects materials thereof correspond in position. Then, after alignment, the wafers may be contacted and coupled, as previously described, hi one aspect, a wafer bonder may be used to couple the wafers.
- the coupled wafers may include an array of sealed chambers between the first wafer and the second wafer. Within each of the chambers, coupled with the first wafer, may be included one or more MEMS. Within each of the chambers, coupled with the second wafer, may be included one or more passive components. Also, within each of the chambers, coupled with the first wafer and the second wafer, may be included interconnects to couple the one or more MEMS with the one or more passive components. The coupled wafers may then be singulated, diced, or otherwise separated into individual modules.
- Wafer bonding may allow for parallel production of modules and may tend to reduce manufacturing costs. Additionally, sealing the MEMS within the chambers of the modules prior to singulation and cleaning may help to protect the generally fragile structures of the MEMS from damage. It may be appropriate to bond the wafers shortly after release of the MEMS in order to reduce the potential for particle contamination and stiction.
- the module 300 includes external interconnect structures, in this particular case conductive pads 332, that may be used to electrically connect the module with an external signaling medium, such as, for example, a printed circuit board.
- an external signaling medium such as, for example, a printed circuit board.
- a cross sectional dimension or width of the first substrate 302 may be less than a corresponding dimension or width of the second substrate 304 to allow greater access to the conductive pads.
- Various methods of providing access to the pads or other external interconnect structures are contemplated.
- Figures 8-11 show cross-sectional views of wafers and assemblies representing different stages of a method of making modules that includes exposing external interconnect structures in a wafer bonding sequence, prior to singulation, according to one embodiment of the invention.
- Figure 8 shows aligning a MEMS wafer 802 over a passive components wafer 804.
- the MEMS wafer includes a first unsingulated die 880 (on the left) and a second unsingulated die 882 (on the right).
- the passive components wafer includes a first matching or otherwise corresponding unsingulated die 884 (on the left) and a second matching or otherwise corresponding unsingulated die 886 (on the right).
- External conductive pads 832 are located on a surface of the passive components wafer.
- Figure 9 shows coupling the aligned wafers of Figure 8.
- the MEMS wafer 802 may tend to conceal the conductive pads 832. This may complicate or prevent connection with an external signaling medium.
- Figure 10 shows removing portions of the MEMS wafer 802 of Figure
- the portions that are removed may include an entire thickness of the MEMS wafer, along perimeters of the dice 880, 882. For simplicity, two dice are shown, although it will be apparent that the removal may be done around an entire array of dice.
- the portions may be removed by sawing with a wide saw blade.
- the blade may have a width that is greater than a width of a saw blade that is subsequently used for singulating the coupled wafers.
- the seal generally should not be cut or damaged.
- the saw blade may be stopped before cutting the passive components wafer.
- Other methods of removing the portions of the substrate such as, for example, etching, laser ablation, and the like, may also optionally be employed.
- Figure 11 shows singulation of the assembly of Figure 10 to form a first module 1 IOOA and a second module 110OB.
- the first 1 IOOA and the second module 110OB include the bonded dice 880, 884, and 882, 886, respectively.
- the singulation cuts may be around a perimeter of the external conductive pads or other interconnect structures. In one aspect, the singulation may be achieved with a conventional singulation saw.
- Figures 12-15 show cross-sectional views of wafers and assemblies representing different stages of a method of making modules that includes exposing external interconnect structures in a wafer bonding sequence, prior to singulation, where at least a portion of a wafer is removed prior to alignment and bonding, according to one embodiment of the invention.
- Figure 12 shows aligning a MEMS wafer 1202, which already has a portion removed, over a passive components wafer 1204. Prior to aligning the wafers, a portion of the MEMS wafer has already been removed.
- the portion includes trenches, through less than an entire thickness of the MEMS wafer, along perimeters of dice, on an active surface of the MEMS wafer, where the MEMS are attached.
- the depth of the trenches may be from about 1/4 to 3/4 of the thickness of the MEMS wafer, for example.
- These portions may optionally be removed by sawing with a saw blade that has a width that is greater than a width of a saw blade that is subsequently used to singulate the dice, or by etching, laser ablation, or other micromachining, for example.
- Figure 13 shows coupling the aligned wafers of Figure 12.
- the MEMS wafer 1202 may still tend to at least partially conceal the conductive pads 1232 and complicate connection with an external signaling medium. hi one embodiment of the invention, further removal may be used prior to singulation to provide even greater access to the pads.
- Figure 14 shows removing another portion of the MEMS wafer, after coupling the wafers as shown in Figure 13, in order to provide access to the conductive pads.
- the portion is removed prior to singulation.
- the portion may include at least a remaining thickness of the MEMS wafer where the partial thickness was previously removed.
- the portion may be removed by backgrinding (as shown), or by sawing from the opposite direction, for example, with a wide saw blade. If a saw is used to remove the portion, the prior removal of the initial portion may reduce the influence of accurate vertical control of the saw, and may reduce potential wear or abrasion of the passive components substrate due to sawing (for example particle abrasion).
- Other substrate removal methods such as, for example, etching, laser ablation, or the like, may also optionally be employed.
- Figure 15 shows singulation of the assembly of Figure 14 to form a first module 1500A and a second module 1500B.
- the singulation may optionally be performed with a conventional singulation saw.
- Figure 16 shows corresponding cross-sectional (on the top of the page) and top planar (on the bottom of the page) views of areas of the MEMS wafer 802 of Figure 8 that may be removed, according to one embodiment of the invention.
- the top planar view looks down on the MEMS wafer and shows underlying structures, such as the conductive pads 832, that would be hidden from view, in order to better illustrate the removal areas.
- a thickness of the wafer may also be removed.
- FIG. 17 shows a wireless device 1770, according to one embodiment of the invention.
- the wireless device may include a cellular phone, personal digital assistant (PDA), computer card (for example local area network (LAN) card), or laptop computer, to name just a few examples.
- PDA personal digital assistant
- LAN local area network
- the wireless device includes a module 1700.
- the module may have any one or more of the characteristics of the modules described elsewhere herein.
- the module may be employed as a front-end module, or a smart antenna, for example, for a wireless device supporting a cellular, wireless local area network (WLAN), or ultrawideband (UWB) standard, for example.
- the module may include a MEMS switch, and one or more passive components.
- the switch may turn on-or-off or select various filters for different frequencies, for example. Compared to a microelectronic switch, the MEMS switch may tend to exhibit lower losses (for example be relatively more "on” and/or more "off). This may prove to be useful in reducing power loss, and may extend battery life, for example.
- the module may alternately include a FBAR filter and one or more passive components.
- the wireless device also includes a dipole antenna 1772 and a GSM
- the dipole antenna may allow the wireless device to send and receive data.
- the device may include an omnidirectional antenna.
- the GSM transceiver may allow the apparatus to utilize CDMA (Code Division Multiple Access), TDMA (Time Division Multiple Access), and/or W-CDMA (Wideband Code Division Multiple Access) communications, for example.
- Dipole antennas, omnidirectional antennas, and GSM transceivers are used in some, but not all, wireless devices.
- the wireless device may also include other optional components, which are not shown, such as a Flash memory, for example. In the case of the wireless device including a laptop computer, it may optionally include a DRAM memory, SRAM memory, graphics controller, or audio device, for example.
- any element that does not explicitly state "means for” performing a specified function, or “step for” performing a specified function, is not to be interpreted as a "means” or “step” clause as specified in 35 U.S. C. Section 112, Paragraph 6.
- the use of "step of in the claims herein is not intended to invoke the provisions of 35 U.S. C. Section 112, Paragraph 6.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05767695.9A EP1761456B1 (en) | 2004-06-30 | 2005-06-23 | Module integrating mems and passive components |
JP2007513494A JP4746611B2 (en) | 2004-06-30 | 2005-06-23 | A module in which a micro electro mechanical system (MEMS) and passive elements are integrated |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/882,635 | 2004-06-30 | ||
US10/882,635 US7183622B2 (en) | 2004-06-30 | 2004-06-30 | Module integrating MEMS and passive components |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006012255A1 true WO2006012255A1 (en) | 2006-02-02 |
Family
ID=34973022
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/022359 WO2006012255A1 (en) | 2004-06-30 | 2005-06-23 | Module integrating mems and passive components |
Country Status (6)
Country | Link |
---|---|
US (1) | US7183622B2 (en) |
EP (1) | EP1761456B1 (en) |
JP (1) | JP4746611B2 (en) |
KR (1) | KR100877113B1 (en) |
CN (1) | CN1980854A (en) |
WO (1) | WO2006012255A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1806036A1 (en) * | 2004-10-29 | 2007-07-11 | Agilent Technologies, Inc. | Packaging and manufacturing of an integrated circuit |
JP2007313594A (en) * | 2006-05-24 | 2007-12-06 | Omron Corp | Laminated device, and its manufacturing method |
JP2007331098A (en) * | 2006-06-14 | 2007-12-27 | Magnachip Semiconductor Ltd | Package of mems device and method for manufacturing the same |
JP2009074979A (en) * | 2007-09-21 | 2009-04-09 | Toshiba Corp | Semiconductor device |
JP2009090429A (en) * | 2007-10-10 | 2009-04-30 | Disco Abrasive Syst Ltd | Processing method of micromachine device |
JP2010511524A (en) * | 2006-12-07 | 2010-04-15 | 韓國電子通信研究院 | MEMS package and method thereof |
US8129838B2 (en) | 2007-05-14 | 2012-03-06 | Fraunhofer-Gesellschaft Zur | Housed active microstructures with direct contacting to a substrate |
DE102014211197A1 (en) * | 2014-06-12 | 2015-12-17 | Robert Bosch Gmbh | Micromechanical combination sensor arrangement and a corresponding manufacturing method |
US11251538B2 (en) | 2017-05-02 | 2022-02-15 | Amotech Co., Ltd. | Antenna module |
Families Citing this family (89)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4375399B2 (en) * | 2004-07-20 | 2009-12-02 | 株式会社村田製作所 | Piezoelectric filter |
US7262498B2 (en) * | 2004-10-19 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Assembly with a ring and bonding pads formed of a same material on a substrate |
US7422962B2 (en) * | 2004-10-27 | 2008-09-09 | Hewlett-Packard Development Company, L.P. | Method of singulating electronic devices |
US7426780B2 (en) | 2004-11-10 | 2008-09-23 | Enpirion, Inc. | Method of manufacturing a power module |
KR100666693B1 (en) * | 2004-11-23 | 2007-01-11 | 삼성전자주식회사 | Monolithic duplexer |
US7327044B2 (en) * | 2005-01-21 | 2008-02-05 | Fox Electronics | Integrated circuit package encapsulating a hermetically sealed device |
JP4518992B2 (en) * | 2005-03-31 | 2010-08-04 | Okiセミコンダクタ株式会社 | Semiconductor chip package and manufacturing method thereof |
DE102005026243B4 (en) * | 2005-06-07 | 2018-04-05 | Snaptrack, Inc. | Electrical component and manufacturing method |
US7339446B2 (en) * | 2005-06-16 | 2008-03-04 | Intel Corporation | Tunable resonator with MEMS element |
US7608470B2 (en) * | 2005-06-28 | 2009-10-27 | Intel Corporation | Interconnection device including one or more embedded vias and method of producing the same |
US20070004079A1 (en) * | 2005-06-30 | 2007-01-04 | Geefay Frank S | Method for making contact through via contact to an offset contactor inside a cap for the wafer level packaging of FBAR chips |
US7358615B2 (en) * | 2005-09-30 | 2008-04-15 | Intel Corporation | Microelectronic package having multiple conductive paths through an opening in a support substrate |
US8631560B2 (en) * | 2005-10-05 | 2014-01-21 | Enpirion, Inc. | Method of forming a magnetic device having a conductive clip |
US7688172B2 (en) * | 2005-10-05 | 2010-03-30 | Enpirion, Inc. | Magnetic device having a conductive clip |
US8701272B2 (en) | 2005-10-05 | 2014-04-22 | Enpirion, Inc. | Method of forming a power module with a magnetic device having a conductive clip |
US20070093229A1 (en) * | 2005-10-20 | 2007-04-26 | Takehiko Yamakawa | Complex RF device and method for manufacturing the same |
US20070114643A1 (en) * | 2005-11-22 | 2007-05-24 | Honeywell International Inc. | Mems flip-chip packaging |
JP4655919B2 (en) * | 2005-12-16 | 2011-03-23 | ソニー株式会社 | Electrostatic driving element and manufacturing method thereof, semiconductor device, filter, and communication device |
US7449765B2 (en) * | 2006-02-27 | 2008-11-11 | Texas Instruments Incorporated | Semiconductor device and method of fabrication |
US20070235501A1 (en) * | 2006-03-29 | 2007-10-11 | John Heck | Self-packaging MEMS device |
US7355264B2 (en) * | 2006-09-13 | 2008-04-08 | Sychip Inc. | Integrated passive devices with high Q inductors |
JP4903540B2 (en) * | 2006-11-29 | 2012-03-28 | 京セラ株式会社 | Substrate for encapsulating microelectromechanical components, substrate for encapsulating microelectromechanical components in plural shapes, microelectromechanical device, and manufacturing method of microelectronic mechanical device |
US20080128901A1 (en) * | 2006-11-30 | 2008-06-05 | Peter Zurcher | Micro-electro-mechanical systems device and integrated circuit device integrated in a three-dimensional semiconductor structure |
US8369796B2 (en) * | 2006-12-22 | 2013-02-05 | Intel Corporation | Multi-band tunable frequency reconfigurable antennas using higher order resonances |
US20090043211A1 (en) * | 2007-03-28 | 2009-02-12 | Albert Ting | Mems based optical coherence tomography probe |
KR100818239B1 (en) * | 2007-04-09 | 2008-04-02 | 한국과학기술원 | Non-volatile memory cell using mechanical switch and method of driving thereof |
US7662669B2 (en) * | 2007-07-24 | 2010-02-16 | Northrop Grumman Space & Mission Systems Corp. | Method of exposing circuit lateral interconnect contacts by wafer saw |
JP5040021B2 (en) * | 2007-08-31 | 2012-10-03 | セイコーインスツル株式会社 | Hermetic package and method for manufacturing hermetic package |
TW200913175A (en) * | 2007-09-05 | 2009-03-16 | Long-Sun Huang | Package structure for micro-sensor |
US7920042B2 (en) * | 2007-09-10 | 2011-04-05 | Enpirion, Inc. | Micromagnetic device and method of forming the same |
US8541851B2 (en) * | 2007-09-19 | 2013-09-24 | Toan K. Ly | MEMS package |
CN101150888B (en) * | 2007-10-31 | 2011-03-30 | 日月光半导体制造股份有限公司 | Encapsulation structure and its encapsulation method for computer electric microphone |
CN101150889B (en) * | 2007-10-31 | 2011-05-25 | 日月光半导体制造股份有限公司 | Encapsulation structure and its method for computer electric microphone |
KR100916182B1 (en) * | 2007-11-28 | 2009-09-08 | 주식회사 엠에스솔루션 | FBAR package and packaging method thereof |
DE102007058951B4 (en) * | 2007-12-07 | 2020-03-26 | Snaptrack, Inc. | MEMS package |
US20090194829A1 (en) * | 2008-01-31 | 2009-08-06 | Shine Chung | MEMS Packaging Including Integrated Circuit Dies |
US7863699B2 (en) * | 2008-05-21 | 2011-01-04 | Triquint Semiconductor, Inc. | Bonded wafer package module |
US8470640B2 (en) * | 2008-06-30 | 2013-06-25 | Sandisk Technologies Inc. | Method of fabricating stacked semiconductor package with localized cavities for wire bonding |
US8294251B2 (en) * | 2008-06-30 | 2012-10-23 | Sandisk Technologies Inc. | Stacked semiconductor package with localized cavities for wire bonding |
CN202116291U (en) * | 2008-07-11 | 2012-01-18 | 罗姆股份有限公司 | Mems device |
KR101012175B1 (en) | 2008-08-08 | 2011-02-07 | 중앙대학교 산학협력단 | A slot-coupled patch antenna based on RF-MEMS packaging and fabrication method thereof |
JP2010052086A (en) * | 2008-08-28 | 2010-03-11 | Oki Semiconductor Co Ltd | Semiconductor device and method for manufacturing the same |
US8266793B2 (en) * | 2008-10-02 | 2012-09-18 | Enpirion, Inc. | Module having a stacked magnetic device and semiconductor device and method of forming the same |
US8339802B2 (en) * | 2008-10-02 | 2012-12-25 | Enpirion, Inc. | Module having a stacked magnetic device and semiconductor device and method of forming the same |
US9054086B2 (en) * | 2008-10-02 | 2015-06-09 | Enpirion, Inc. | Module having a stacked passive element and method of forming the same |
US20100105168A1 (en) * | 2008-10-29 | 2010-04-29 | Freescale Semiconductor, Inc. | Microelecronic assembly and method for forming the same |
JP5407765B2 (en) * | 2008-11-20 | 2014-02-05 | 富士通株式会社 | Oscillator and semiconductor device |
KR20110041179A (en) * | 2009-10-15 | 2011-04-21 | 한국전자통신연구원 | Structure for packaging |
US8018027B2 (en) * | 2009-10-30 | 2011-09-13 | Murata Manufacturing Co., Ltd. | Flip-bonded dual-substrate inductor, flip-bonded dual-substrate inductor, and integrated passive device including a flip-bonded dual-substrate inductor |
US8193597B2 (en) * | 2009-11-17 | 2012-06-05 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Acoustic device with low acoustic loss packaging |
JP5493767B2 (en) * | 2009-11-25 | 2014-05-14 | 大日本印刷株式会社 | Sensor unit and manufacturing method thereof |
US8513041B2 (en) * | 2009-11-30 | 2013-08-20 | Pixart Imaging Corporation | MEMS integrated chip and method for making same |
CN102079500B (en) * | 2009-12-01 | 2014-09-10 | 原相科技股份有限公司 | Micro electro mechanical system (MEMS) chip and preparing method thereof |
US8232615B2 (en) * | 2010-02-23 | 2012-07-31 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Packaged device with acoustic transducer and amplifier |
TWI614816B (en) | 2010-06-22 | 2018-02-11 | 美國亞德諾半導體公司 | Method of etching and singulating a cap wafer |
US8232845B2 (en) * | 2010-09-27 | 2012-07-31 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Packaged device with acoustic resonator and electronic circuitry and method of making the same |
CN102111116A (en) * | 2010-11-24 | 2011-06-29 | 张�浩 | Integrated wafer level package |
CN102180435B (en) * | 2011-03-15 | 2012-10-10 | 迈尔森电子(天津)有限公司 | Integrated micro electro-mechanical system (MEMS) device and forming method thereof |
US9069005B2 (en) * | 2011-06-17 | 2015-06-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Capacitance detector for accelerometer and gyroscope and accelerometer and gyroscope with capacitance detector |
US8742570B2 (en) * | 2011-09-09 | 2014-06-03 | Qualcomm Mems Technologies, Inc. | Backplate interconnect with integrated passives |
US8791557B2 (en) | 2012-05-02 | 2014-07-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Microelectromechanical device with integrated package |
US9123492B2 (en) * | 2012-12-19 | 2015-09-01 | International Business Machines Corporation | Three-dimensional inter-chip contact through vertical displacement MEMS |
JP2014187354A (en) * | 2013-02-21 | 2014-10-02 | Ricoh Co Ltd | Device and method of manufacturing device |
CN104051357B (en) | 2013-03-15 | 2017-04-12 | 财团法人工业技术研究院 | Environmentally sensitive electronic device and packaging method thereof |
US9162874B2 (en) * | 2014-01-22 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method forming the same |
US9108841B1 (en) * | 2014-03-05 | 2015-08-18 | Freescale Semiconductor, Inc. | Microelectronic packages having stacked accelerometer and magnetometer die and methods for the production thereof |
US20150262902A1 (en) | 2014-03-12 | 2015-09-17 | Invensas Corporation | Integrated circuits protected by substrates with cavities, and methods of manufacture |
TWI661494B (en) | 2014-07-31 | 2019-06-01 | 美商西凱渥資訊處理科技公司 | Multilayered transient liquid phase bonding |
JP6269846B2 (en) * | 2014-09-08 | 2018-01-31 | 株式会社村田製作所 | Composite parts and front-end modules |
US9586812B2 (en) * | 2015-04-09 | 2017-03-07 | Nxp Usa, Inc. | Device with vertically integrated sensors and method of fabrication |
NL2016379B1 (en) | 2015-11-06 | 2017-05-29 | H2Fuel-Systems B V | Method and Apparatus for Obtaining a Mixture for Producing H2, Corresponding Mixture, and Method and Apparatus for Producing H2. |
WO2017141566A1 (en) | 2016-02-18 | 2017-08-24 | 富士電機株式会社 | Signal transmission device |
US10190702B2 (en) * | 2016-03-15 | 2019-01-29 | Dunan Microstaq, Inc. | MEMS based solenoid valve |
KR20180003868A (en) * | 2016-07-01 | 2018-01-10 | 삼성전기주식회사 | Bluk acoustic wave filter |
GB201616091D0 (en) * | 2016-09-21 | 2016-11-02 | Imp Innovations Ltd | Implantable device |
US10965269B2 (en) * | 2016-12-02 | 2021-03-30 | Skyworks Solutions, Inc. | Electronic devices formed in a cavity between substrates and including a via |
US10002844B1 (en) | 2016-12-21 | 2018-06-19 | Invensas Bonding Technologies, Inc. | Bonded structures |
TWI738947B (en) | 2017-02-09 | 2021-09-11 | 美商英帆薩斯邦德科技有限公司 | Bonded structures and method of forming the same |
US10508030B2 (en) | 2017-03-21 | 2019-12-17 | Invensas Bonding Technologies, Inc. | Seal for microelectronic assembly |
US10483248B2 (en) * | 2017-03-23 | 2019-11-19 | Skyworks Solutions, Inc. | Wafer level chip scale filter packaging using semiconductor wafers with through wafer vias |
US10424523B2 (en) * | 2017-09-07 | 2019-09-24 | Texas Instruments Incorporated | Hermetically sealed molecular spectroscopy cell with buried ground plane |
US11380597B2 (en) | 2017-12-22 | 2022-07-05 | Invensas Bonding Technologies, Inc. | Bonded structures |
US10923408B2 (en) | 2017-12-22 | 2021-02-16 | Invensas Bonding Technologies, Inc. | Cavity packages |
US11456721B2 (en) * | 2017-12-28 | 2022-09-27 | Intel Corporation | RF front end module including hybrid filter and active circuits in a single package |
CN108400123B (en) * | 2018-03-07 | 2020-01-14 | 西安电子科技大学 | Wafer-level heterogeneous integrated high-frequency system and manufacturing method thereof |
US11004757B2 (en) | 2018-05-14 | 2021-05-11 | Invensas Bonding Technologies, Inc. | Bonded structures |
US11329396B2 (en) * | 2018-10-18 | 2022-05-10 | Amotech Co., Ltd. | Antenna package having cavity structure |
EP3927651A1 (en) * | 2019-02-22 | 2021-12-29 | Menlo Microsystems, Inc. | Full symmetric multi-throw switch using conformal pinched through via |
WO2023213201A1 (en) * | 2022-05-06 | 2023-11-09 | Mediatek Inc. | Antenna package |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6566170B1 (en) * | 1998-06-22 | 2003-05-20 | Commissariat A L'energie Atomique | Method for forming a device having a cavity with controlled atmosphere |
US20030119219A1 (en) * | 2001-12-03 | 2003-06-26 | Stmicroelectronics S.A. | Integrated circuit comprising an auxiliary component, for example a passive component or a microelectromechanical system, placed above an electronic chip, and the corresponding fabrication process |
US6673698B1 (en) * | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
US20040118599A1 (en) * | 2002-12-23 | 2004-06-24 | Motorola, Inc. | Selective underfill for flip chips and flip-chip assemblies |
US20040140475A1 (en) * | 2003-01-21 | 2004-07-22 | United Test & Assembly Center Limited | 3D MEMS/MOEMS package |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3613838B2 (en) * | 1995-05-18 | 2005-01-26 | 株式会社デンソー | Manufacturing method of semiconductor device |
US6025767A (en) * | 1996-08-05 | 2000-02-15 | Mcnc | Encapsulated micro-relay modules and methods of fabricating same |
US5994816A (en) * | 1996-12-16 | 1999-11-30 | Mcnc | Thermal arched beam microelectromechanical devices and associated fabrication methods |
EP0886144B1 (en) * | 1997-06-19 | 2006-09-06 | STMicroelectronics S.r.l. | A hermetically sealed sensor with a movable microstructure |
JP3644205B2 (en) * | 1997-08-08 | 2005-04-27 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
US6232150B1 (en) * | 1998-12-03 | 2001-05-15 | The Regents Of The University Of Michigan | Process for making microstructures and microstructures made thereby |
KR100413789B1 (en) * | 1999-11-01 | 2003-12-31 | 삼성전자주식회사 | High vacuum packaging microgyroscope and manufacturing method thereof |
US6307169B1 (en) * | 2000-02-01 | 2001-10-23 | Motorola Inc. | Micro-electromechanical switch |
JP2001227902A (en) * | 2000-02-16 | 2001-08-24 | Mitsubishi Electric Corp | Semiconductor device |
US6445106B1 (en) * | 2000-02-18 | 2002-09-03 | Intel Corporation | Micro-electromechanical structure resonator, method of making, and method of using |
US6392144B1 (en) * | 2000-03-01 | 2002-05-21 | Sandia Corporation | Micromechanical die attachment surcharge |
US6441481B1 (en) * | 2000-04-10 | 2002-08-27 | Analog Devices, Inc. | Hermetically sealed microstructure package |
DE60035179T2 (en) * | 2000-04-28 | 2008-02-21 | Stmicroelectronics S.R.L., Agrate Brianza | A structure for electrically connecting a first and a second semiconductor material lying above, using this composite electrical connection and their preparation |
US6621137B1 (en) * | 2000-10-12 | 2003-09-16 | Intel Corporation | MEMS device integrated chip package, and method of making same |
TW523920B (en) * | 2000-11-18 | 2003-03-11 | Lenghways Technology Co Ltd | Integrated multi-channel communication passive device manufactured by using micro-electromechanical technique |
EP1360762A1 (en) * | 2001-01-18 | 2003-11-12 | Infineon Technologies AG | Filter devices and method for fabricating filter devices |
US6465280B1 (en) * | 2001-03-07 | 2002-10-15 | Analog Devices, Inc. | In-situ cap and method of fabricating same for an integrated circuit device |
US6573822B2 (en) * | 2001-06-18 | 2003-06-03 | Intel Corporation | Tunable inductor using microelectromechanical switches |
US6529093B2 (en) * | 2001-07-06 | 2003-03-04 | Intel Corporation | Microelectromechanical (MEMS) switch using stepped actuation electrodes |
US6531668B1 (en) * | 2001-08-30 | 2003-03-11 | Intel Corporation | High-speed MEMS switch with high-resonance-frequency beam |
US6808955B2 (en) * | 2001-11-02 | 2004-10-26 | Intel Corporation | Method of fabricating an integrated circuit that seals a MEMS device within a cavity |
US6955976B2 (en) * | 2002-02-01 | 2005-10-18 | Hewlett-Packard Development Company, L.P. | Method for dicing wafer stacks to provide access to interior structures |
US6852926B2 (en) * | 2002-03-26 | 2005-02-08 | Intel Corporation | Packaging microelectromechanical structures |
US6673697B2 (en) * | 2002-04-03 | 2004-01-06 | Intel Corporation | Packaging microelectromechanical structures |
JP2003329704A (en) * | 2002-05-14 | 2003-11-19 | Mitsubishi Electric Corp | Inertial sensor and its manufacturing method |
US6686820B1 (en) * | 2002-07-11 | 2004-02-03 | Intel Corporation | Microelectromechanical (MEMS) switching apparatus |
US6713314B2 (en) * | 2002-08-14 | 2004-03-30 | Intel Corporation | Hermetically packaging a microelectromechanical switch and a film bulk acoustic resonator |
WO2004057668A2 (en) * | 2002-12-20 | 2004-07-08 | Koninklijke Philips Electronics N.V. | Electronic device and method of manufacturing same |
JP4342174B2 (en) * | 2002-12-27 | 2009-10-14 | 新光電気工業株式会社 | Electronic device and manufacturing method thereof |
-
2004
- 2004-06-30 US US10/882,635 patent/US7183622B2/en active Active
-
2005
- 2005-06-23 CN CNA2005800176347A patent/CN1980854A/en active Pending
- 2005-06-23 JP JP2007513494A patent/JP4746611B2/en active Active
- 2005-06-23 KR KR1020077002397A patent/KR100877113B1/en active IP Right Grant
- 2005-06-23 EP EP05767695.9A patent/EP1761456B1/en active Active
- 2005-06-23 WO PCT/US2005/022359 patent/WO2006012255A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6566170B1 (en) * | 1998-06-22 | 2003-05-20 | Commissariat A L'energie Atomique | Method for forming a device having a cavity with controlled atmosphere |
US20030119219A1 (en) * | 2001-12-03 | 2003-06-26 | Stmicroelectronics S.A. | Integrated circuit comprising an auxiliary component, for example a passive component or a microelectromechanical system, placed above an electronic chip, and the corresponding fabrication process |
US6673698B1 (en) * | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
US20040118599A1 (en) * | 2002-12-23 | 2004-06-24 | Motorola, Inc. | Selective underfill for flip chips and flip-chip assemblies |
US20040140475A1 (en) * | 2003-01-21 | 2004-07-22 | United Test & Assembly Center Limited | 3D MEMS/MOEMS package |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1806036A1 (en) * | 2004-10-29 | 2007-07-11 | Agilent Technologies, Inc. | Packaging and manufacturing of an integrated circuit |
EP1806036A4 (en) * | 2004-10-29 | 2009-08-05 | Avago Technologies General Ip | Packaging and manufacturing of an integrated circuit |
JP2007313594A (en) * | 2006-05-24 | 2007-12-06 | Omron Corp | Laminated device, and its manufacturing method |
JP2007331098A (en) * | 2006-06-14 | 2007-12-27 | Magnachip Semiconductor Ltd | Package of mems device and method for manufacturing the same |
JP2010511524A (en) * | 2006-12-07 | 2010-04-15 | 韓國電子通信研究院 | MEMS package and method thereof |
US8129838B2 (en) | 2007-05-14 | 2012-03-06 | Fraunhofer-Gesellschaft Zur | Housed active microstructures with direct contacting to a substrate |
DE102008025599B4 (en) * | 2007-05-14 | 2013-02-21 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Housed active microstructures with direct contacting to a substrate |
JP2009074979A (en) * | 2007-09-21 | 2009-04-09 | Toshiba Corp | Semiconductor device |
JP2009090429A (en) * | 2007-10-10 | 2009-04-30 | Disco Abrasive Syst Ltd | Processing method of micromachine device |
DE102014211197A1 (en) * | 2014-06-12 | 2015-12-17 | Robert Bosch Gmbh | Micromechanical combination sensor arrangement and a corresponding manufacturing method |
US9516424B2 (en) | 2014-06-12 | 2016-12-06 | Robert Bosch Gmbh | Micromechanical sensor system combination and a corresponding manufacturing method |
DE102014211197B4 (en) * | 2014-06-12 | 2019-09-12 | Robert Bosch Gmbh | Micromechanical combination sensor arrangement |
US11251538B2 (en) | 2017-05-02 | 2022-02-15 | Amotech Co., Ltd. | Antenna module |
Also Published As
Publication number | Publication date |
---|---|
KR100877113B1 (en) | 2009-01-07 |
EP1761456B1 (en) | 2017-06-14 |
JP4746611B2 (en) | 2011-08-10 |
KR20070026872A (en) | 2007-03-08 |
JP2007536105A (en) | 2007-12-13 |
CN1980854A (en) | 2007-06-13 |
US7183622B2 (en) | 2007-02-27 |
EP1761456A1 (en) | 2007-03-14 |
US20060001123A1 (en) | 2006-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1761456B1 (en) | Module integrating mems and passive components | |
EP2121511B1 (en) | Method of packaging an electronic or micromechanical component | |
US7049175B2 (en) | Method of packaging RF MEMS | |
US8295027B2 (en) | MEMS device with integral packaging | |
US6624003B1 (en) | Integrated MEMS device and package | |
US7061099B2 (en) | Microelectronic package having chamber sealed by material including one or more intermetallic compounds | |
US8569090B2 (en) | Wafer level structures and methods for fabricating and packaging MEMS | |
US8143082B2 (en) | Wafer bonding of micro-electro mechanical systems to active circuitry | |
US7368808B2 (en) | MEMS packaging using a non-silicon substrate for encapsulation and interconnection | |
US20070235501A1 (en) | Self-packaging MEMS device | |
US20040016995A1 (en) | MEMS control chip integration | |
US7358615B2 (en) | Microelectronic package having multiple conductive paths through an opening in a support substrate | |
CN102111116A (en) | Integrated wafer level package | |
KR20150068495A (en) | Wafer level packaging using flip chip mounting | |
US20130032385A1 (en) | Metal thin shield on electrical device | |
JP2003051561A (en) | Package for reducing crosstalk between devices on device substrate, and method for manufacturing the same | |
JP2006521211A (en) | Microelectromechanical system (MEMS) device and system and method for producing the same | |
Elshabini et al. | Future trends in electronic packaging | |
JP2008147368A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007513494 Country of ref document: JP |
|
REEP | Request for entry into the european phase |
Ref document number: 2005767695 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005767695 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580017634.7 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020077002397 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020077002397 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2005767695 Country of ref document: EP |