WO2005081107A1 - Verfahren und integrierter schaltkreis zur erhöhung der störfestigkeit - Google Patents
Verfahren und integrierter schaltkreis zur erhöhung der störfestigkeit Download PDFInfo
- Publication number
- WO2005081107A1 WO2005081107A1 PCT/EP2005/050707 EP2005050707W WO2005081107A1 WO 2005081107 A1 WO2005081107 A1 WO 2005081107A1 EP 2005050707 W EP2005050707 W EP 2005050707W WO 2005081107 A1 WO2005081107 A1 WO 2005081107A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- error
- chip
- integrated circuit
- time
- filter
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
- G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0736—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0736—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function
- G06F11/0739—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function in a data processing system embedded in automotive or aircraft systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
- G06F11/1645—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components and the comparison itself uses redundant hardware
Definitions
- the invention relates to integrated circuits, in particular in electronic control units, which are preferably components of motor vehicle control units.
- the control units are control units for motor vehicle brake systems.
- Such control devices are suitable, among other things, for carrying out safety-critical regulations.
- the motor vehicle control units preferably contain control programs such as ABS, ASR, ESP and the like. Due to the high safety requirements, the control systems which are formed by the integrated circuits include safety circuits which help to identify a failure or an error and initiate suitable measures, such as switching off the entire system or emergency operation, by measures which partially maintain the operation of the controlled system.
- Control systems with integrated circuits that contain microprocessors are common for the tasks outlined above. In order to prevent malfunctions or to recognize them, it makes sense to provide at least two processor cores. Although three or more processor cores would further increase security, this is not always desirable for reasons of cost in connection with the very high number of pieces common in the field of automotive technology. There is therefore a need for inexpensive circuits with a high level of security.
- error-relevant communication is preferably carried out via two error lines ERR and ERR_N.
- the invention is based on and improves on the above system in order to further improve the immunity to interference.
- the control system can also have one or more monitoring circuits, which are accommodated in particular on one or more further separate chips (watchdog).
- the processor chip and power chip are preferably connected via the lines ERR and ERR_N ⁇ .
- the inventive method w: j.rd ensures that there is no restriction on the error monitoring of the processor chip by the power chip compared to the previous, unfiltered solution. This means that no error pulses are lost.
- the integrated circuit comprises at least one microprocessor chip or multiprocessor microcontroller and at least one further module, in particular one is an integrated module.
- the integrated component preferably comprises power components and is therefore, in particular, a mixed-signal component.
- the invention can also be carried out in particular in the following way:
- microcontroller processing chip
- mixed signal chip power chip
- FIG. 1 shows a system overview of the interconnected chips
- Fig. 2 is an illustration of the filter characteristic in connection with the error lines and
- Fig. 3 is a diagram showing the time behavior of the signals (timing diagram).
- FIG. 1 A system overview is given in FIG. 1:
- the microcontroller 1 (processor chip) is connected to the mixed signal IC 2 (power chip) via the error lines 3 and 4 and via the SPI interface 5.
- the microcontroller 1 consists of two independent processor cores (Core A and Core B), the operations of which are continuously checked in terms of hardware by the comparison blocks Compare A and Compare B. If an error is detected during this comparison operation, then this error information must be reliably transmitted to power chip 2 via lines 3 ERR and 4 ERR_N.
- an error is preferably signaled by changing the level on an error line (e.g. from logic "high” to “low”).
- each of the lines 3 ERR and 4 ERR_N changes the signal level once for each error.
- the levels at ERR and ERR_N are preferably opposite or complementary.
- the mixed signal IC 2 generally works and preferably considerably slower than the microcontroller. For this reason, it must be ensured that the minimum pulse width T min on the signal lines ERR and ERR_N is not is exceeded. Otherwise it is possible that module 2 "overlooks" an error.
- the mixed signal IC filters the ERR / ERR_N signals each with a filter device 7, 7 '. This filtering is done digitally in particular.
- a filter time constant Tpii te r is preferably provided.
- the minimum pulse width T min is preferably much larger than the internal system clock of the power chip 2.
- the filtering of the signals ERR / ERR_N advantageously suppresses external interference (electrostatic, magnetic or electromagnetic interference), thereby increasing the reliability and availability of the system.
- Level Compare In the "Level Compare ,, 8, 8 'blocks, a redundant check is carried out to determine whether both error signals have opposite levels. Equal levels on ERR and ERR_N lead to an error and are output outside of a test routine on the signals "Error Detected ,, 9, 9 '.
- the "Pulse Detect ,, 10, 10 'block searches for edges on the filtered ERR / ERR_N signals.
- the signal outputs of block "Level Compare” 8 and “Pulse Detect” 10 are logically linked by an OR block and form the output "ERR Detected A" 9. The same applies to the redundant path 11 '.
- a watchdog test routine with artificial error transmission is signaled at regular intervals T oop via the SPI interface 5 from processor chip 1 to power chip 2.
- this test routine the error detection in the microcontroller and the connections via the error lines between the power chip and the processor chip are tested.
- An error is generated in the microcontroller via software-controlled test structures, which leads to a single level change on the ERR / ERRN lines at the output of the "Toggle and Delay" blocks.
- test routine (“watchdog transmission") is active
- power chip 1 defines a time window in block 50 via bus 5.
- a valid error signal for testing is considered in particular a signal which consists of exactly one edge change on the filtered ERR and ERR_N- Management exists.
- An error is detected by the block "Pulse Detect" 10 (or 10 'in redundant branch B) if no or more than one edge occurs on the filtered signals ERR filter or ERR_N filter within the time window (see timing diagram in Fig. 2).
- the level monitor 8 is switched off during the watchdog transmission by means of line 18 (18 'in the redundant branch B), since the level change to ERR and ERR_N cannot take place absolutely synchronously due to different signal propagation times.
- block 50 At the end of the time window defined by block 50, the signals ERR / ERR_N must again have opposite levels, since level monitoring of the filtered signals now starts again. If there is a level change on the filtered signals ERR or ERR_N outside the watchdog time window, this is recognized directly as an error by the block "Pulse Detect" 10 and output on line "Err Detected" 9. To achieve this functionality, block 50 is connected to block 10 via a control line.
- Block "Level Compare” 8 is also provided redundantly (see block 8 '). Block 8 checks whether the error signals of the complementary error lines are both present. If this is not the case, for example if one of the error lines is defective, an error is output.
- the fault detection for lines 3 ERR and 4 ERR_N in power chip 2 is basically designed redundantly.
- a separate error detection circuit 11 and 11 ', each with its own error line 9 "ERR-Detected A" and 9'"Err-DetectedB", is therefore preferably provided for each computer core.
- filter 7 is preferably only available for one of the existing fault lines 3 and 4.
- circuit 11 ' there is also only one filter circuit 7'.
- the output of the filter 7 or 7' with the connection points 12 and 12 'via cross lines 13 and 13' becomes the inputs of the "level compare" circuits 8 and 8 'in addition to the error signals 3 and 4 fed on the input side.
- ERR filter 7 is preferably designed as a digital up / down counter, which changes its counter reading depending on the input signal. If there is a signal with the digital low level at the input of the filter, the counter reading is reduced by one. If there is a high level, the counter reading is increased by one.
- the possible meter readings are limited to the range from 0 to Z Ma ⁇ count. A possible signal curve is shown in FIG. The same applies to the filter 7 '.
- FIG. 3 shows a timing diagram which shows the logic levels of the existing control lines as a function of time.
- a possible definition of a watchdog time window in block 50 will now be explained with reference to this figure.
- the watchdog time window in block "watchdog window” 50 is determined by processor chip 1 through SPI interface 5.
- the watchdog time window 17 begins after the first rising edge 14 on the clock signal of the SPI carry SPICLK.
- the delay TSync includes signal runtimes and the synchronization time between the external clock of the SPI interface and the internal power chip system clock.
- the watchdog time window 17 ends after the rising edge 15 of CSWD_N. However, it must be ensured that the edges of the filtered signals ERR or ERR_N are still recognized within the active watchdog time window. For this reason, the time of edge 15 is followed by a delay time TinoDeia, in which the expected edge is still processed.
- processor chip 1 only has to guarantee that the minimum pulse length T MI T on the signals ERR or ERR_N is not undercut.
- processor chip 1 During an error check routine (watchdog transfer) in which a time window is defined via bus 5, it must be guaranteed that, in addition to the error caused by the test procedure, any additional error is reliably detected by power chip 2.
- processor chip 1 must change the levels on the error lines ERR / ERR_N once for the first error that occurs. If another error occurs in processor chip 1 during the time T M , then this error must be delayed until the time T M m has elapsed. Then processor chip 1 must change the signal level again to ERR / ERR_N. This is done by means 6 or 6 '("toggle and delay"). In this case, power chip 2 either detects the double level change during the watchdog time window 17, or a level change is outside the time window 17. In both cases, power chip 2 recognizes the additional error.
- a two level change at a distance of T Min is therefore sufficient in all cases to detect an error in the power chip.
- the block "Toggle & Delay ,, 6 or 6 'therefore only has to transmit another error delayed by T Mln to the power chip in addition to the first error that occurs.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Hardware Redundancy (AREA)
- Semiconductor Integrated Circuits (AREA)
- Debugging And Monitoring (AREA)
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006553592A JP2007535234A (ja) | 2004-02-20 | 2005-02-17 | 妨害耐性を向上させるための方法及び集積回路 |
EP05716727A EP1723523A1 (de) | 2004-02-20 | 2005-02-17 | VERFAHREN UND INTEGRIERTER SCHALTKREIS ZUR ERH HUNG DER ST&O uml;RFESTIGKEIT |
US10/590,087 US8578258B2 (en) | 2004-02-20 | 2005-02-17 | Method and integrated circuit for increasing the immunity to interference |
DE112005000283.7T DE112005000283B4 (de) | 2004-02-20 | 2005-02-17 | Verfahren und integrierter Schaltkreis zur Erhöhung der Störfestigkeit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004008809.8 | 2004-02-20 | ||
DE102004008809 | 2004-02-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005081107A1 true WO2005081107A1 (de) | 2005-09-01 |
Family
ID=34877079
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2005/050707 WO2005081107A1 (de) | 2004-02-20 | 2005-02-17 | Verfahren und integrierter schaltkreis zur erhöhung der störfestigkeit |
Country Status (6)
Country | Link |
---|---|
US (1) | US8578258B2 (de) |
EP (1) | EP1723523A1 (de) |
JP (1) | JP2007535234A (de) |
KR (1) | KR20060131842A (de) |
CN (1) | CN1922581A (de) |
WO (1) | WO2005081107A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8650440B2 (en) | 2008-01-16 | 2014-02-11 | Freescale Semiconductor, Inc. | Processor based system having ECC based check and access validation information means |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016211124A1 (de) * | 2016-06-22 | 2017-12-28 | Robert Bosch Gmbh | Verfahren und Vorrichtung zum Bearbeiten von Binärcodedaten |
CN109088621B (zh) * | 2018-07-27 | 2022-07-05 | 天津经纬恒润科技有限公司 | 一种信号滤波方法及装置 |
CN113193812B (zh) * | 2021-05-08 | 2024-04-26 | 中国北方车辆研究所 | 一种变频驱动电机电磁兼容滤波系统 |
CN114759780B (zh) * | 2022-06-15 | 2022-09-02 | 无锡硅动力微电子股份有限公司 | 开关电源中集成控制器的抗干扰方法、装置及集成控制器 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5463631A (en) * | 1990-11-07 | 1995-10-31 | Fujitsu Limited | Error pulse width expanding circuit |
EP0841750A1 (de) * | 1996-11-11 | 1998-05-13 | Nec Corporation | Eingangssignalschaltung mit geringer Verzögerung und hohem Gleichlauf |
US6529046B1 (en) * | 2001-12-12 | 2003-03-04 | Etron Technology, Inc. | Minimum pulse width detection and regeneration circuit |
US6658606B1 (en) * | 1997-10-29 | 2003-12-02 | Continental Teves Ag & Co. Ohg | Method and device for checking an error control procedure of a circuit |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4039355C2 (de) * | 1990-12-10 | 1998-07-30 | Bosch Gmbh Robert | Vorrichtung zur Funktionsüberprüfung einer Watchdog-Schaltung |
US5333301A (en) * | 1990-12-14 | 1994-07-26 | International Business Machines Corporation | Data transfer bus system and method serving multiple parallel asynchronous units |
US5488872A (en) * | 1993-06-17 | 1996-02-06 | Eoa Systems, Inc. | System and method for load sensing |
DE4446314A1 (de) * | 1994-12-23 | 1996-06-27 | Teves Gmbh Alfred | Verfahren und Schaltungsanordnung zur Überwachung der Funktion einer programmgesteuerten Schaltung |
US6097221A (en) * | 1995-12-11 | 2000-08-01 | Kawasaki Steel Corporation | Semiconductor integrated circuit capable of realizing logic functions |
US6044068A (en) * | 1996-10-01 | 2000-03-28 | Telefonaktiebolaget Lm Ericsson | Silence-improved echo canceller |
US6449630B1 (en) * | 1999-04-07 | 2002-09-10 | Mitsubishi Electric Research Laboratories, Inc. | Multiple function processing core for communication signals |
US7933295B2 (en) * | 1999-04-13 | 2011-04-26 | Broadcom Corporation | Cable modem with voice processing capability |
US7121639B2 (en) * | 2002-12-02 | 2006-10-17 | Silverbrook Research Pty Ltd | Data rate equalisation to account for relatively different printhead widths |
US7873785B2 (en) * | 2003-08-19 | 2011-01-18 | Oracle America, Inc. | Multi-core multi-thread processor |
US8138972B2 (en) * | 2003-09-02 | 2012-03-20 | Csr Technology Inc. | Signal processing system for satellite positioning signals |
US7092827B2 (en) * | 2004-08-10 | 2006-08-15 | Texas Instruments Incorporated | Edge placement accuracy of signals generated by test equipment |
-
2005
- 2005-02-17 EP EP05716727A patent/EP1723523A1/de not_active Withdrawn
- 2005-02-17 JP JP2006553592A patent/JP2007535234A/ja not_active Withdrawn
- 2005-02-17 WO PCT/EP2005/050707 patent/WO2005081107A1/de active Application Filing
- 2005-02-17 US US10/590,087 patent/US8578258B2/en not_active Expired - Fee Related
- 2005-02-17 CN CNA2005800052202A patent/CN1922581A/zh active Pending
- 2005-02-17 KR KR1020067016462A patent/KR20060131842A/ko not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5463631A (en) * | 1990-11-07 | 1995-10-31 | Fujitsu Limited | Error pulse width expanding circuit |
EP0841750A1 (de) * | 1996-11-11 | 1998-05-13 | Nec Corporation | Eingangssignalschaltung mit geringer Verzögerung und hohem Gleichlauf |
US6658606B1 (en) * | 1997-10-29 | 2003-12-02 | Continental Teves Ag & Co. Ohg | Method and device for checking an error control procedure of a circuit |
US6529046B1 (en) * | 2001-12-12 | 2003-03-04 | Etron Technology, Inc. | Minimum pulse width detection and regeneration circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8650440B2 (en) | 2008-01-16 | 2014-02-11 | Freescale Semiconductor, Inc. | Processor based system having ECC based check and access validation information means |
Also Published As
Publication number | Publication date |
---|---|
US20070205930A1 (en) | 2007-09-06 |
US8578258B2 (en) | 2013-11-05 |
JP2007535234A (ja) | 2007-11-29 |
EP1723523A1 (de) | 2006-11-22 |
KR20060131842A (ko) | 2006-12-20 |
CN1922581A (zh) | 2007-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0479792B1 (de) | Insassen-sicherheitssystem | |
EP0512240B1 (de) | System zur Steuerung eines Kraftfahrzeuges | |
EP2526431B1 (de) | Verfahren und vorrichtung zur überwachung eines frequenzsignals | |
DE10235564A1 (de) | Verfahren zum Überwachen eines Mikroprozessors und Schaltungsanordnung mit einem Mikroprozessor | |
DE102016220197A1 (de) | Verfahren zum Verarbeiten von Daten für ein automatisiertes Fahrzeug | |
DE3702408A1 (de) | Verfahren und pruefvorrichtung zum pruefen einer integrierten schaltungsanordnung | |
WO2005081107A1 (de) | Verfahren und integrierter schaltkreis zur erhöhung der störfestigkeit | |
EP1748299B1 (de) | Elektronische Schaltung, System mit einer elektronischen Schaltung und Verfahren zum Testen einer elektronischen Schaltung | |
WO2015010831A1 (de) | Überwachung von redundanten komponenten | |
DE102008004205A1 (de) | Schaltungsanordnung und Verfahren zur Fehlerbehandlung in Echtzeitsystemen | |
EP0799143A1 (de) | Verfahren und schaltungsanordnung zur überwachung der funktion einer programmgesteuerten schaltung | |
DE19847986C2 (de) | Einzelprozessorsystem | |
DE4421083C2 (de) | Verfahren zur Überwachung einer seriellen Übertragung von digitalen Daten auf einer Ein-Draht-Multiplexverbindung zwischen untereinander kommunizierenden Signalverarbeitungsgeräten | |
WO2003096540A1 (de) | Elektronische schaltungsanordnung zur fehlerabgesicherten analog-/digital-umwandlung von signalen | |
EP2241953B1 (de) | Verfahren und Vorrichtung zur Realisierung einer fehlersicheren Zeitfunktion | |
DE102017011685A1 (de) | Verfahren und Vorrichtung zur Verarbeitung von Alarmsignalen | |
DE112005000283B4 (de) | Verfahren und integrierter Schaltkreis zur Erhöhung der Störfestigkeit | |
WO1998000782A1 (de) | Vorrichtung zum betreiben von zwei funktionsmässig parallelgeschalteten prozessoren | |
WO1999022298A1 (de) | Verfahren und vorrichtung zur überprüfung einer fehlerüberwachung einer schaltung | |
DE3306724C2 (de) | ||
DE102017201621A1 (de) | Integrierte Schaltung für ein Steuergerät eines Kraftfahrzeugs, Verfahren zur Herstellung einer integrierten Schaltung | |
EP2771998B1 (de) | Überwachung einer differentiellen mehrkanalübertragungsstrecke | |
DE102009001048A1 (de) | Vorrichtung und Verfahren zur Prüfung der Arbeitsweise eines Rechnersystems | |
DE3320587A1 (de) | Schaltungsanordnung zur ueberwachung von elektronischen rechenbausteinen | |
EP2227744A1 (de) | Signalverarbeitungsvorrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2005716727 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120050002837 Country of ref document: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067016462 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580005220.2 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006553592 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10590087 Country of ref document: US Ref document number: 2007205930 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2005716727 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067016462 Country of ref document: KR |
|
REF | Corresponds to |
Ref document number: 112005000283 Country of ref document: DE Date of ref document: 20070726 Kind code of ref document: P |
|
WWP | Wipo information: published in national office |
Ref document number: 10590087 Country of ref document: US |