WO2005064483A1 - Rate verification of an incoming serial alignment sequence - Google Patents

Rate verification of an incoming serial alignment sequence Download PDF

Info

Publication number
WO2005064483A1
WO2005064483A1 PCT/US2004/043337 US2004043337W WO2005064483A1 WO 2005064483 A1 WO2005064483 A1 WO 2005064483A1 US 2004043337 W US2004043337 W US 2004043337W WO 2005064483 A1 WO2005064483 A1 WO 2005064483A1
Authority
WO
WIPO (PCT)
Prior art keywords
align
rate
detect signal
verified
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2004/043337
Other languages
French (fr)
Inventor
Vincent E. Von Bokern
Serge Bedwani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to CN200480039167A priority Critical patent/CN100595745C/en
Priority to JP2006547374A priority patent/JP4630288B2/en
Priority to DE112004002389T priority patent/DE112004002389B4/en
Publication of WO2005064483A1 publication Critical patent/WO2005064483A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0262—Arrangements for detecting the data rate of an incoming signal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Definitions

  • the present invention pertains to the field of semiconductor devices. More particularly, this invention pertains to the field of serial transmission alignment.
  • Serial ATA protocol Serial ATA Specification rev. 1.0 released June 28, 2001. This protocol allows communication between two devices such as a disk controller and a disk drive.
  • Serial ATA specification provides for a serial interconnect using differential pair signaling.
  • the Serial ATA specification further provides for periodic transmission of alignment primitives.
  • the alignment primitive is a predetermined pattern of bits of a predetermined length that is recognized by devices coupled to the interconnect. The alignment primitive allows devices that have lost synchronization to recover bit- boundary alignment.
  • the alignment method provided for in the Serial ATA specification involves the transfer of ALIGN primitives across the interface.
  • the ALIGN primitive is a four byte sequence.
  • the first byte of the primitive is an encoded K28.5 character (rd+: 110000 0101; rd-: 001111 1010).
  • the receiving device compares the first character of the incoming ALIGN primitive with the expected K28.5 character. If there is a match, then the receiving device is assumed to be synchronized.
  • the above mentioned method is susceptible to false detection of ALIGN primitives that are being sent at a different rate than expected, or false interpretation of noise on the interconnect wires as a valid ALIGN primitive.
  • Figure 1 is a block diagram of one embodiment of a computer system including a serial interface controller coupled to a disk drive.
  • Figure 2 is a block diagram of one embodiment of an apparatus for rate verification of an incoming serial alignment sequence including a shift register, a checking logic unit, and a state machine.
  • Figure 3a is a block diagram of a shift register.
  • Figure 3b is a block diagram of a checking logic unit.
  • Figure 4 is a diagram of a state machine.
  • Figure 5 is a flow diagram of one embodiment of a method for rate verification of an incoming serial alignment sequence.
  • Figure 1 is a block diagram of one embodiment of a computer system 100 including a serial interface controller 200 coupled to a disk drive 150.
  • the serial interface controller 200 is included in an input/output hub 140 which is also coupled to a peripheral bus 145.
  • the computer system 100 also includes a system logic device 120 that is coupled to the input/output hub 140 via a hub. interconnect 125.
  • the system logic device 120 is coupled to a processor 110 and is also coupled to a system memory 130.
  • the serial interface controller 200 is coupled to the disk drive 150 via an interconnect 147.
  • the interconnect 147 is implemented in accordance with the Serial ATA specification. Other embodiments are possible using other interconnect implementations.
  • the interconnect 147 includes one differential pair of signals that deliver data from the controller 200. to the disk drive 150 and another differential pair of signals that deliver data from the disk drive 150. to the controller 200.
  • the serial interconnect controller 200 receives an align sequence over the interconnect 147.
  • the align sequence includes a series of align primitives.
  • an align primitive is a four byte sequence, with the first byte including an encoded K28.5 character.
  • Figure 2 is a block diagram of one embodiment of an apparatus for rate verification of an incoming serial alignment sequence including a shift register, a checking logic, and a state machine.
  • the embodiment of Figure 2 may be implemented in a serial interconnect controller such as the controller 200 shown in Figure 1.
  • a data recovery circuit/analog front end (AFE) 210 receives an input stream over the serial ATA differential pair 147.
  • the unit 210 asserts a non-rate verified align detect signal 215 whenever a K28.5 character is recognized coming in with the input stream.
  • the non-rate verified align detect signal 215 is received at a shift register and checking logic unit 300 and a state machine 400.
  • the units 300 and 400 are discussed below in connection with Figures 3a, 3b, and 4.
  • the units 300 and 400 together determine whether the incoming align primitives are being received at a target rate. If the rate of the incoming align primitives matches the target rate, then a rate verified align detect signal 225 is asserted and delivered to the core logic of the serial interconnect controller 200.
  • One use of the rate verified align detect signal 225 is for speed negotiation in compliance with the Serial ATA specification for the serial interconnect 147.
  • the serial interconnect controller 200 can use the rate verified align detect signal to know whether the incoming serial stream is being received at the target rate or some other rate.
  • Figure 3a is a block diagram of one embodiment of the shift register of unit 300.
  • the non-rate verified align detect signal 215 is received at a flip-flop 310.
  • the flip-flop 310 is clocked at a target clock rate.
  • the output of the flip-flop 310 is denoted as Last Align Detect Signal 0 (LastAD[0]).
  • the output of the flip-flop 310 is delivered to a flip-flop 312.
  • the flip-flop 312 is also clocked at the target rate.
  • the output of the flip-flop 312 is denoted as LastAD[l] and is delivered to a flip-flop 314.
  • the flip-flop 314 is also clocked at the target rate.
  • the output of the flip-flop 314 is denoted as LastAD[2] and is delivered to a flip-flop 316.
  • the flip-flop 316 is also clocked at the target rate.
  • the output of the flip-flop 316 is denoted as LastAD[3].
  • Figure 3b is a block diagram of the checking logic unit of unit 300.
  • a NOR gate 320 receives at its inputs LastAD[3:0].
  • An OR gate 322 receives as its input LastAD[3 : 1].
  • the output of the OR gate 322 is delivered to an input of an AND gate 324 along with signal LastAD[0].
  • the outputs of the NOR gate 320 and the AND gate 324 are received at an OR gate 326.
  • the output of the NOR gate 320 becomes asserted (logical "1") if none of the LastAD[3:0] signals indicates a receipt of an align primitive during the last four samples of the non-rate verified align detect signal 215, indicating that an align sequence is not being recognized at the target frequency.
  • the output of the AND gate 324 becomes asserted if there are more than one K28.5 characters sampled in a 4 byte sequence. If either the output of the NOR gate 320 or the output of the AND gate 324 becomes asserted, then a nonaligndetected signal 327 becomes asserted.
  • Figure 4 is a diagram of the state machine 400.
  • the state machine 400 is essentially a counter that looks for a predetermined number of align detects and resets any time one of the disqualifying events mentioned above in connection with Figure 3b occurs (nonaligndetected signal 327 asserted).
  • the final state holds the rate verified align detect signal 225 asserted until an acknowledge signal is returned from the serial interconnect controller 200 core logic.
  • the state machine Upon receiving an asserted reset signal 410, the state machine starts at an idle state 410. An assertion of the non-rate verified align detect signal 215 causes the state machine to enter the align 1 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 2 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non- rate verification align detect signal 215 causes the state machine to enter an align 3 state.
  • An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 4 state.
  • An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 5 state.
  • An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non- rate verification align detect signal 215 causes the state machine to enter an align 6 state.
  • An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 7 state.
  • an assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter the assert align detect state 420. It is during the state 420 that the rate-verified align detect signal is asserted to the core logic. The state machine remains in state 420 until the acknowledge signal 411 is returned from the core logic. The state machine then returns to the idle state 410 and the process repeats. [0024] Although the state machine 400 includes counting eight assertions of the non-rate verified align detect signal 215, other embodiments are possible using other number counts.
  • FIG. 5 is a flow diagram of one embodiment of a method for rate verification of an incoming serial alignment sequence.
  • an incoming serial stream is received.
  • a determination is made as to whether an align sequence is recognized in the incoming serial stream.
  • processing proceeds to block 530.
  • a check is made to determine if an appropriate number of align primitives are received during a predetermined number of clock periods. Blocks 540 and 550 indicate that if the number of received align primitives matches the predetermined number, then a rate-verified align detect signal is asserted.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Quality & Reliability (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

A technique for rate verification of an incoming serial alignment sequence includes receiving an incoming serial stream. A determination is then made as to whether an align sequence is recognized in the incoming serial stream. When an align sequence is recognized, a check is made to determine if an appropriate number of align primitives are received during a predetermined number of clock periods. If the number of received align primitives matches the predetermined number, then a rate-verified align detect signal is asserted.

Description

RATE VERIFICATION OF AN INCOMING SERIAL ALIGNMENT SEQUENCE
Field of the Invention [0001] The present invention pertains to the field of semiconductor devices. More particularly, this invention pertains to the field of serial transmission alignment.
Background of the Invention [0002] In today's computer systems, some computer system component interconnect protocols provide techniques to establish and to maintain synchronization. One such protocol is the Serial ATA protocol (Serial ATA Specification rev. 1.0 released June 28, 2001). This protocol allows communication between two devices such as a disk controller and a disk drive. The Serial ATA specification provides for a serial interconnect using differential pair signaling. The Serial ATA specification further provides for periodic transmission of alignment primitives. The alignment primitive is a predetermined pattern of bits of a predetermined length that is recognized by devices coupled to the interconnect. The alignment primitive allows devices that have lost synchronization to recover bit- boundary alignment.
[0003] The alignment method provided for in the Serial ATA specification involves the transfer of ALIGN primitives across the interface. The ALIGN primitive is a four byte sequence. The first byte of the primitive is an encoded K28.5 character (rd+: 110000 0101; rd-: 001111 1010). The receiving device compares the first character of the incoming ALIGN primitive with the expected K28.5 character. If there is a match, then the receiving device is assumed to be synchronized.
[0004] The above mentioned method is susceptible to false detection of ALIGN primitives that are being sent at a different rate than expected, or false interpretation of noise on the interconnect wires as a valid ALIGN primitive.
Brief Description of the Drawings [0005] The invention will be understood more fully from the detailed description given below and from the accompanying drawings of embodiments of the invention which, however, should not be taken to limit the invention to the specific embodiments described, but are for explanation and understanding only. [0006] Figure 1 is a block diagram of one embodiment of a computer system including a serial interface controller coupled to a disk drive. [0007] Figure 2 is a block diagram of one embodiment of an apparatus for rate verification of an incoming serial alignment sequence including a shift register, a checking logic unit, and a state machine. [0008] Figure 3a is a block diagram of a shift register. [0009] Figure 3b is a block diagram of a checking logic unit. [0010] Figure 4 is a diagram of a state machine.
[0011] Figure 5 is a flow diagram of one embodiment of a method for rate verification of an incoming serial alignment sequence.
Detailed Description
[0012] Figure 1 is a block diagram of one embodiment of a computer system 100 including a serial interface controller 200 coupled to a disk drive 150. The serial interface controller 200 is included in an input/output hub 140 which is also coupled to a peripheral bus 145.
[0013] The computer system 100 also includes a system logic device 120 that is coupled to the input/output hub 140 via a hub. interconnect 125. The system logic device 120 is coupled to a processor 110 and is also coupled to a system memory 130.
[0014] The serial interface controller 200 is coupled to the disk drive 150 via an interconnect 147. For this example embodiment, the interconnect 147 is implemented in accordance with the Serial ATA specification. Other embodiments are possible using other interconnect implementations. For this example embodiment, the interconnect 147 includes one differential pair of signals that deliver data from the controller 200. to the disk drive 150 and another differential pair of signals that deliver data from the disk drive 150. to the controller 200. [0015] Periodically, the serial interconnect controller 200 receives an align sequence over the interconnect 147. The align sequence includes a series of align primitives. For this embodiment, an align primitive is a four byte sequence, with the first byte including an encoded K28.5 character. [0016] Figure 2 is a block diagram of one embodiment of an apparatus for rate verification of an incoming serial alignment sequence including a shift register, a checking logic, and a state machine. The embodiment of Figure 2 may be implemented in a serial interconnect controller such as the controller 200 shown in Figure 1. A data recovery circuit/analog front end (AFE) 210 receives an input stream over the serial ATA differential pair 147. The unit 210 asserts a non-rate verified align detect signal 215 whenever a K28.5 character is recognized coming in with the input stream. The non-rate verified align detect signal 215 is received at a shift register and checking logic unit 300 and a state machine 400. The units 300 and 400 are discussed below in connection with Figures 3a, 3b, and 4. [0017] The units 300 and 400 together determine whether the incoming align primitives are being received at a target rate. If the rate of the incoming align primitives matches the target rate, then a rate verified align detect signal 225 is asserted and delivered to the core logic of the serial interconnect controller 200. One use of the rate verified align detect signal 225 is for speed negotiation in compliance with the Serial ATA specification for the serial interconnect 147. The serial interconnect controller 200 can use the rate verified align detect signal to know whether the incoming serial stream is being received at the target rate or some other rate. [0018] Figure 3a is a block diagram of one embodiment of the shift register of unit 300. The non-rate verified align detect signal 215 is received at a flip-flop 310. The flip-flop 310 is clocked at a target clock rate. The output of the flip-flop 310 is denoted as Last Align Detect Signal 0 (LastAD[0]). The output of the flip-flop 310 is delivered to a flip-flop 312. The flip-flop 312 is also clocked at the target rate. The output of the flip-flop 312 is denoted as LastAD[l] and is delivered to a flip-flop 314. The flip-flop 314 is also clocked at the target rate. The output of the flip-flop 314 is denoted as LastAD[2] and is delivered to a flip-flop 316. The flip-flop 316 is also clocked at the target rate. The output of the flip-flop 316 is denoted as LastAD[3].
[0019] Figure 3b is a block diagram of the checking logic unit of unit 300. A NOR gate 320 receives at its inputs LastAD[3:0]. An OR gate 322 receives as its input LastAD[3 : 1]. The output of the OR gate 322 is delivered to an input of an AND gate 324 along with signal LastAD[0]. The outputs of the NOR gate 320 and the AND gate 324 are received at an OR gate 326.
[0020] The output of the NOR gate 320 becomes asserted (logical "1") if none of the LastAD[3:0] signals indicates a receipt of an align primitive during the last four samples of the non-rate verified align detect signal 215, indicating that an align sequence is not being recognized at the target frequency. [0021] The output of the AND gate 324 becomes asserted if there are more than one K28.5 characters sampled in a 4 byte sequence. If either the output of the NOR gate 320 or the output of the AND gate 324 becomes asserted, then a nonaligndetected signal 327 becomes asserted.
[0022] Figure 4 is a diagram of the state machine 400. The state machine 400 is essentially a counter that looks for a predetermined number of align detects and resets any time one of the disqualifying events mentioned above in connection with Figure 3b occurs (nonaligndetected signal 327 asserted). The final state holds the rate verified align detect signal 225 asserted until an acknowledge signal is returned from the serial interconnect controller 200 core logic.
[0023] Upon receiving an asserted reset signal 410, the state machine starts at an idle state 410. An assertion of the non-rate verified align detect signal 215 causes the state machine to enter the align 1 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 2 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non- rate verification align detect signal 215 causes the state machine to enter an align 3 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 4 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 5 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non- rate verification align detect signal 215 causes the state machine to enter an align 6 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter an align 7 state. An assertion of the nonaligndetected signal 327 causes the state machine to return to the idle state 410, and if no assertion of the nonaligndetected signal 327, then an assertion of the non-rate verification align detect signal 215 causes the state machine to enter the assert align detect state 420. It is during the state 420 that the rate-verified align detect signal is asserted to the core logic. The state machine remains in state 420 until the acknowledge signal 411 is returned from the core logic. The state machine then returns to the idle state 410 and the process repeats. [0024] Although the state machine 400 includes counting eight assertions of the non-rate verified align detect signal 215, other embodiments are possible using other number counts. The appropriate count number may be a function of the factors that may introduce errors in the signature of an align sequence at the target rate. [0025] Figure 5 is a flow diagram of one embodiment of a method for rate verification of an incoming serial alignment sequence. At block 510, an incoming serial stream is received. Then, at block 520 a determination is made as to whether an align sequence is recognized in the incoming serial stream. When an align sequence is recognized, then processing proceeds to block 530. At block 530, a check is made to determine if an appropriate number of align primitives are received during a predetermined number of clock periods. Blocks 540 and 550 indicate that if the number of received align primitives matches the predetermined number, then a rate-verified align detect signal is asserted.
[0026] In the foregoing specification the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes maybe made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than in a restrictive sense. [0027] Reference in the specification to "an embodiment," "one embodiment," "some embodiments," or "other embodiments" means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments, of the invention. The various appearances of "an embodiment," "one embodiment," or "some embodiments" are not necessarily all referring to the same embodiments. .

Claims

CLAIMSWhat is claimed is:
1. An apparatus, comprising: an input to receive a non-rate verified align detect signal; a rate verification unit to determine whether an appropriate number of align primitives are received during a predetermined number of clock periods; and an output to deliver a rate-verified align detect signal.
2. The apparatus of claim 1, the rate verification unit including a shift register that is clocked at a target clock rate.
3. The apparatus of claim 2, the rate verification unit further including a checking logic unit.
4. The apparatus of claim 3, the rate verification unit further including a state machine.
5. The apparatus of claim 2, the shift register including a first flip flop to receive a non-rate verified align detect signal and to output a first Last Align Detect signal.
6. The apparatus of claim 5, the shift register further including a second, a third, and a fourth flip-flop, the second flip-flop to receive the first Last Align Detect signal and to output a second Last Align Detect signal, the third flip-flop to receive the second Last Align Detect signal and to output a third Last Align Detect signal, and the fourth flip-flop to receive the third Last Align Detect signal and to output a fourth Last Align Detect signal.
7. The apparatus of claim 6, the checking logic unit to receive the first, second, third, and fourth Last Align Detect signals from the shift register, the checking logic to assert a nonaligndetected signal if each of the values of the first, second, third, and fourth Last Align Detect signals are zero.
8. The apparatus of claim 7, the checking logic further to assert the nonaligndetected signal if more than one K28.5 characters are sampled in a 4-byte sequence.
9. The apparatus of claim 7, the state machine to count up to n align detects, the count to increase each time the non-rate verified align detect signal is asserted and the count to reset each time the nonaligndetected signal is asserted.
10. The apparatus of claim 9, the state machine to cause the rate-verified align detect signal to be asserted.
11. The apparatus of claim 10, the state machine to keep the rate-verified align detect signal asserted until an acknowledge signal is received.
12. A system, comprising: a serial interconnect host controller including a data recovery circuit to output a non-rate verified align detect signal; a rate verification unit to determine whether an appropriate number of align primitives are received during a predetermined number of clock periods and to deliver a rate-verified align detect signal; and a system component coupled to the serial interconnect host controller via a serial interconnect.
13. The system of claim 12, wherein the serial interconnect is implemented according to a Serial ATA specification.
14. The system of claim 13, wherein the system component is a mass storage device.
15. The system of claim 14, the rate verification unit including a shift register that is clocked at a target clock rate.
16. The system of claim 15, the rate verification unit further including a checking logic unit.
17. The system of claim 16, the rate verification unit further including a state machine.
18. A method, comprising: receiving a serial input stream; detecting an align sequence; determining whether an appropriate number of align primitives are received during a predetermined number of clock periods; and generating a rate-verified align detect signal.
19. The method of claim 18, wherein determining whether an appropriate number of align primitives are received during a predetermined number of clock periods includes using clock periods that conform to a target clock rate.
20. The method of claim 18, further comprising determining whether the align primitives are being received at a target rate.
PCT/US2004/043337 2003-12-30 2004-12-23 Rate verification of an incoming serial alignment sequence Ceased WO2005064483A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN200480039167A CN100595745C (en) 2003-12-30 2004-12-23 Rate Verification of Input Serial Alignment Sequence
JP2006547374A JP4630288B2 (en) 2003-12-30 2004-12-23 Verifying the rate of the received serial transfer alignment sequence
DE112004002389T DE112004002389B4 (en) 2003-12-30 2004-12-23 Speed monitoring of an incoming serial synchronization sequence

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/750,056 2003-12-30
US10/750,056 US7934112B2 (en) 2003-12-30 2003-12-30 Rate verification of an incoming serial alignment sequence

Publications (1)

Publication Number Publication Date
WO2005064483A1 true WO2005064483A1 (en) 2005-07-14

Family

ID=34711194

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/043337 Ceased WO2005064483A1 (en) 2003-12-30 2004-12-23 Rate verification of an incoming serial alignment sequence

Country Status (7)

Country Link
US (2) US7934112B2 (en)
JP (1) JP4630288B2 (en)
KR (1) KR100949856B1 (en)
CN (1) CN100595745C (en)
DE (1) DE112004002389B4 (en)
TW (1) TWI282059B (en)
WO (1) WO2005064483A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010501960A (en) * 2006-09-01 2010-01-21 インテル コーポレイション Signal noise filtering in serial interface

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI252471B (en) * 2004-04-30 2006-04-01 Mediatek Inc Method and circuit for reducing SATA data transmission errors by adjusting the period of sending align primitive
US7747796B1 (en) * 2007-12-20 2010-06-29 Nvidia Corporation Control data transfer rates for a serial ATA device by throttling values to control insertion of align primitives in data stream over serial ATA connection
TWI438677B (en) * 2010-06-01 2014-05-21 Etron Technology Inc Circuit for recognizing a beginning and a data rate of data and method thereof
US8605777B2 (en) 2010-06-01 2013-12-10 Etron Technology, Inc. Circuit for recognizing a beginning and a data rate of data and method thereof
JP2023044520A (en) 2021-09-17 2023-03-30 キオクシア株式会社 Signal processing circuit and receiving device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62171248A (en) * 1986-01-22 1987-07-28 Ricoh Co Ltd Line speed detection system
EP0481267A2 (en) * 1990-10-15 1992-04-22 Mitsubishi Denki Kabushiki Kaisha Frame alignment circuit
WO2002079988A1 (en) * 2001-03-29 2002-10-10 Transwitch Corporation Methods and apparatus for burst toleran excessive bit error rate alarm detection and clearing

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3727203A (en) * 1972-03-01 1973-04-10 E Crossman Address comparator with time interval matching transport characteristics
US4524345A (en) * 1983-02-14 1985-06-18 Prime Computer, Inc. Serial comparison flag detector
US5987085A (en) * 1997-03-26 1999-11-16 Lsi Logic Coporation Clock recovery circuit
US6009488A (en) 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
JP3397695B2 (en) * 1998-07-16 2003-04-21 松下電器産業株式会社 Correlation detector and CDMA receiver
US6158014A (en) * 1998-12-02 2000-12-05 Emulex Corporation Automatic detection of 8B/10B data rates
US6407682B1 (en) * 2000-06-30 2002-06-18 Intel Corporation High speed serial-deserializer receiver
IES20010396A2 (en) * 2000-07-06 2002-02-06 Richmount Computers Ltd Fibre channel diagnostics in a storage enclosure
US6581114B1 (en) * 2000-07-14 2003-06-17 Texas Instruments Incorporated Method and system for synchronizing serial data
US6647444B2 (en) * 2000-12-29 2003-11-11 Intel Corporation Data synchronization interface
US20030068024A1 (en) * 2001-10-05 2003-04-10 Jones William W. Communication system activation
US7339896B2 (en) * 2002-09-10 2008-03-04 International Business Machines Corporation Available bandwidth detector for SAN switch ports
US7123675B2 (en) * 2002-09-25 2006-10-17 Lucent Technologies Inc. Clock, data and time recovery using bit-resolved timing registers
US7327781B2 (en) * 2002-12-17 2008-02-05 Invensys Systems, Inc. Universal intelligent modem
US7149825B2 (en) * 2003-08-08 2006-12-12 Hewlett-Packard Development Company, L.P. System and method for sending data at sampling rate based on bit transfer period

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62171248A (en) * 1986-01-22 1987-07-28 Ricoh Co Ltd Line speed detection system
EP0481267A2 (en) * 1990-10-15 1992-04-22 Mitsubishi Denki Kabushiki Kaisha Frame alignment circuit
WO2002079988A1 (en) * 2001-03-29 2002-10-10 Transwitch Corporation Methods and apparatus for burst toleran excessive bit error rate alarm detection and clearing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 012, no. 009 (E - 572) 12 January 1988 (1988-01-12) *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010501960A (en) * 2006-09-01 2010-01-21 インテル コーポレイション Signal noise filtering in serial interface

Also Published As

Publication number Publication date
US8595536B2 (en) 2013-11-26
TWI282059B (en) 2007-06-01
CN100595745C (en) 2010-03-24
KR20060107567A (en) 2006-10-13
JP2007517327A (en) 2007-06-28
KR100949856B1 (en) 2010-03-25
JP4630288B2 (en) 2011-02-09
US20110141605A1 (en) 2011-06-16
CN1902617A (en) 2007-01-24
US20050146804A1 (en) 2005-07-07
US7934112B2 (en) 2011-04-26
DE112004002389B4 (en) 2011-07-21
TW200530836A (en) 2005-09-16
DE112004002389T5 (en) 2006-11-30

Similar Documents

Publication Publication Date Title
US8595536B2 (en) Rate verification of an incoming serial alignment sequence
US7243173B2 (en) Low protocol, high speed serial transfer for intra-board or inter-board data communication
US20110029803A1 (en) Clock recovery of serial data signal
US20020101884A1 (en) Method and apparatus for operating a communication bus
CN1009893B (en) Method and device for determination of data transmission speed
KR100898645B1 (en) Optimizing exit latency from an active power management state
US7907681B2 (en) Circuit and method for differential signaling receiver
US20210385061A1 (en) Fast initial phase search for digital clock and data recovery and related systems, devices, and methods
US5317215A (en) Method and apparatus for frequency discriminating computer network signals
JP2018518765A (en) Independent UART BRK detection
Gupta et al. Analysis of Universal Asynchronous Receiver-Transmitter (UART)
US11528095B2 (en) Methods to remove dribble introduced and regenerate sync bits lost due to squelch delays in USB high speed packet repeating
CN108170616B (en) A system for signal transmission across clock domains using latches
US20050024926A1 (en) Deskewing data in a buffer
CN116015324A (en) A UART data receiving device with enhanced anti-interference and receiving method thereof
US20030112827A1 (en) Method and apparatus for deskewing parallel serial data channels using asynchronous elastic buffers
CN100553256C (en) A single-bus communication method for interconnecting multiple node devices
US6603336B1 (en) Signal duration representation by conformational clock cycles in different time domains
US11824761B1 (en) Identifying alignment markers using partial correlators
JPS63284954A (en) Break level detection circuit
CN120567118A (en) Burr eliminating circuit, signal system, chip, electronic device and electronic equipment
US20030137990A1 (en) Apparatus for extraneous information removal and end mark insertion of an N-byte wide data stream of unknown length
US20090248938A1 (en) Simple noise tolerant card to card signalling for hot insertable/removable electrical circuits
JPH03270337A (en) Clock synchronizing data communication method
KR20080006146A (en) Method and apparatus for detecting termination of reception of data signal in universal serial bus device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480039167.3

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006547374

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020067013081

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020067013081

Country of ref document: KR

RET De translation (de og part 6b)

Ref document number: 112004002389

Country of ref document: DE

Date of ref document: 20061130

Kind code of ref document: P

WWE Wipo information: entry into national phase

Ref document number: 112004002389

Country of ref document: DE

122 Ep: pct application non-entry in european phase
REG Reference to national code

Ref country code: DE

Ref legal event code: 8607