WO2005043613A9 - Substrate holder - Google Patents

Substrate holder

Info

Publication number
WO2005043613A9
WO2005043613A9 PCT/US2004/035665 US2004035665W WO2005043613A9 WO 2005043613 A9 WO2005043613 A9 WO 2005043613A9 US 2004035665 W US2004035665 W US 2004035665W WO 2005043613 A9 WO2005043613 A9 WO 2005043613A9
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
support
substrate holder
holder
annular
Prior art date
Application number
PCT/US2004/035665
Other languages
French (fr)
Other versions
WO2005043613A1 (en
Inventor
Tony J Keeton
Matthew G Goodman
Michael R Stamp
Original Assignee
Asm Inc
Tony J Keeton
Matthew G Goodman
Michael R Stamp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Asm Inc, Tony J Keeton, Matthew G Goodman, Michael R Stamp filed Critical Asm Inc
Publication of WO2005043613A1 publication Critical patent/WO2005043613A1/en
Publication of WO2005043613A9 publication Critical patent/WO2005043613A9/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68735Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge profile or support profile
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/458Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
    • C23C16/4582Rigid and flat substrates, e.g. plates or discs
    • C23C16/4583Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
    • C23C16/4585Devices at or outside the perimeter of the substrate support, e.g. clamping rings, shrouds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
    • H01L21/6833Details of electrostatic chucks

Definitions

  • the present invention relates generally to substrate holders in semiconductor manufacturing apparatuses and, in particular, to substrate holders configured to maintain uniform heating.
  • High-temperature ovens, or reactors are used to process substrates for a variety of reasons, the electronics industry, substrates such as semiconductor wafers are processed to form integrated circuits.
  • a substrate typically a circular silicon wafer, is placed on a substrate holder. If the substrate holder helps to attract radiant heat, it is called a susceptor.
  • the substrate and substrate holder are enclosed in a reaction chamber, typically made of quartz, and heated to high temperatures by a plurality of radiant heat lamps placed around the quartz chamber.
  • a reactant gas is passed over the heated substrate, causing the chemical vapor deposition (CND) of a thin layer of the reactant material onto a surface of the substrate.
  • CND chemical vapor deposition
  • the radially outer region of the substrate/holder combination experiences greater convective heat loss than the remainder of the combination because the outer region has a generally vertical side edge and, hence, a larger surface area at which heat loss occurs for a given volume or mass.
  • the outer region of the combination can also lose conductive heat due to contact with other equipment.
  • These disparities in heat loss between the radially outer region and the remainder of the combination result in a lower temperature in the outer region. This temperature disparity produces a different deposition rate and deposited film thickness near the outer edge of the substrate.
  • a processed substrate is typically characterized by an "exclusion zone" near the substrate edge, within which active devices are not manufactured and within which the deposited film has non-uniform qualities.
  • an apparatus for processing a substrate comprises a substrate holder having a support element configured to support a substrate of a particular size in a support plane defined by the support element.
  • the support element comprises an annular veined ring supporting an outer edge of the substrate when the substrate is supported on the support element, hi a preferred embodiment of the invention, the support element comprises an annular ring having a plurality of veins, where the veins are angled or spiraled to stop gas flow to the backside of the substrate.
  • the substrate holder also has a raised annular ring positioned radially inward of the support element.
  • an apparatus for processing a substrate comprising a reaction chamber, a plurality of radiant heating elements configured to heat the reaction chamber, and a substrate holder in the reaction chamber.
  • the substrate holder has a thickness defined as a distance between generally parallel top and bottom surfaces of the substrate holder.
  • the substrate holder has one or more support elements configured to support a substrate of a particular size within a support plane defined by the one or more support elements.
  • the support elements comprise a plurality of veins configured in an annular ring to support an outer edge of the substrate.
  • the apparatus comprises a susceptor having a support surface sized to support a substrate of a particular size in a support plane, wherein the support plane is formed by top surfaces of a plurality of veins.
  • a substrate holder is formed of graphite.
  • the substrate holder has one or more support elements configured to support a substrate of a particular size in a support plane defined by the one or more support element.
  • the one or more support elements comprise a plurality of veins configured on an annular ring to support an outer edge of the substrate.
  • a first annular groove is formed in the substrate holder and is configured to surround an outer edge of the substrate when the substrate is supported on the one or more support elements.
  • Figure 1 A is a top plan view of a conventional substrate holder
  • Figure IB is a partial cross-sectional view of the substrate holder of Figure 1A, taken along line IB- IB of Figure 1A
  • Figure 1C is a partial cross-sectional view of the substrate holder of Figures 1 A and IB, shown with a substrate held thereon
  • Figure ID is a graph illustrating the thickness of a deposited chemical layer across the surface of a semiconductor substrate, using a conventional substrate holder
  • Figure 2 is a schematic, cross-sectional view of an exemplary reaction chamber with a substrate supported on a substrate holder therein;
  • Figure 3 A is a top plan view of a substrate holder according to an embodiment of the present invention, in which the holder has a veined substrate support surface defined by a plurality of veins configured in an annular ring;
  • Figure 3B is a partial cross-sectional view of the substrate holder of Figure 3 A, taken along line 3B-3B in Figure 3 A;
  • Figure 3C is an enlarged view of a portion of Figure 3A indicated by arrows 3C-3C in Figure 3 A;
  • Figure 3D is an enlarged view of a portion of Figure 3C indicated by arrows 3D-3D in Figure 3C;
  • Figure 3E is a cross-sectional view of an of the substrate holder 200 along the line 3E-3E in Figure 3D;
  • Figure 4 is a bottom plan view of the substrate holder of Figures 3 A-3E;
  • Figure 5A is a top plan view of a substrate holder according to another embodiment of the present invention, in which
  • processed substrates are typically characterized by an exclusion zone at the outer radial portion of each substrate, within which the deposited film has non-uniform qualities. This non-uniformity of the substrate is due in part to non-uniformity in temperature of the substrate holder upon which the substrate is supported. The outer radial portion of a typical substrate holder loses heat convectively at a greater rate than the remainder of the substrate holder.
  • Figures 1 A- 1 C show u conventional substrate holder 1 for supporting a substrate 2, such as a semiconductor wafer, during processing.
  • Figures 1A and IB show the substrate holder 1 alone without the substrate 2.
  • Figure 1A is a top plan view, and Figure IB is cross-sectional view of one side of the substrate holder 1.
  • Figure 1C is a view similar to that of Figure IB, showing a substrate 2 supported on the substrate holder 1.
  • the substrate holder 1 includes an inner pocket area 3 defined by an annular wall 4.
  • the pocket area 3 is sized and configured to receive and support the substrate 2 (e.g., circular and slightly larger than a 300 mm wafer).
  • the wall 4 separates the pocket area 3 from a raised annular shoulder 5.
  • the shoulder 5 is located radially outward of the pocket 3.
  • the substrate holder 1 has an annular side surface 6 and a bottom surface 7. [0028] During substrate processing, the substrate holder 1 absorbs heat, typically from radiant heat lamps surrounding the reaction chamber.
  • U.S. Patent No. 6,121,061 which is incorporated by reference, describes a typical configuration of radiant heat sources in an exemplary CVD reactor.
  • the substrate holder 1 also loses heat to the surrounding environment (e.g., to the chamber walls, which are not perfectly reflective). Some of this lost heat is re-radiated to the substrate holder 1, while the rest is lost by convection and conduction. With reference to Figure 1C, the substrate holder 1 loses heat from its upper surfaces 3 and 5, side surface 6, and bottom surface 7, and the substrate 2 loses heat from its upper surface 9.
  • the arrows H T schematically illustrate the heat loss at the upper surfaces 3, 5, and 9.
  • the arrows Hs and H B schematically illustrate the heat loss at the side surface 6 and the bottom surface 7, respectively.
  • the heat loss H T and H B is typically compensated with uniform heat input across the combination surface of the holder/substrate.
  • there is a relatively uniform temperature throughout the upper surface of the holder/substrate combination (there may be some vertical temperature gradients).
  • there is additional heat loss Hs at the outer radial edge of the holder/substrate combination which receives less direct radiation from the radiant heat lamps and is thus not compensated by heat input.
  • Figure ID is a graph that illustrates the thickness of a chemical vapor deposited (CND) layer across the surface of a 200-mm semiconductor substrate, using a conventional substrate holder such as the substrate holder 1 shown in Figures lA-C. This test was conducted on a rotating substrate (i.e., the substrate was rotated about its vertical center axis).
  • CND chemical vapor deposited
  • the horizontal axis represents the horizontal location on the surface of the substrate.
  • the value 0 mm represents the leading edge of the substrate, and 200 mm represents the trailing edge.
  • the vertical axis represents the localized layer thickness divided by the mean layer thickness throughout the surface of the substrate.
  • the localized layer thickness of the deposited layer is shown only from 3-197 mm on the horizontal axis. This is because it is very difficult to measure the thickness of the chemical deposition layer within the three millimeters bordering the substrate edge, which is often rounded.
  • the use of a conventional substrate holder leads to a significant reduction of the thickness of the deposited layer at the edges of the substrate. This "edge roll-off effect is caused by the lower temperature at the outer radial edge of the substrate/holder combination.
  • the substrate holder is generally cooler than the substrate during processes such as CND.
  • the normal contact point which is usually the edge perimeter of the substrate, between the substrate holder and the substrate has the best conductive thermal contact and is the point where most heat loss from the substrate to the substrate holder occurs.
  • the edge roll-off compensation features of the preferred embodiments permit additional heat input to the substrate from the front, side, and rear radiant heat lamps of the apparatus, and thermally isolate this additional heat input as close to the edge of the substrate as possible.
  • the preferred embodiments help to achieve a smaller exclusion zone.
  • FIG. 1 illustrates an exemplary chemical vapor deposition (CVD) reactor 10, including a quartz reaction chamber 12. Radiant heating elements 14 are supported outside the transparent chamber 12, to provide heat energy to the chamber 12 without appreciable absorption by the chamber walls.
  • CVD chemical vapor deposition
  • the supports described herein can be used to support other kinds of substrates, such as glass, which are subjected to treatments such as CVD, physical vapor deposition (PVD), etching, annealing, dopant diffusion, photolithography, etc.
  • the supports are of particular utility for supporting substrates during treatment processes al elevated temperatures.
  • the radiant heating elements 14 typically include two banks of elongated tube-type heating lamps arranged in orthogonal or crossed directions above and below a susceptor holding a semiconductor substrate. Each of the upper and lower surfaces of the substrate faces one of the two banks of heating lamps 14.
  • a controller within the thermal reactor adjusts the relative power to each lamp 14 to maintain a desired temperature during wafer processing.
  • the illustrated substrate comprises a semiconductor wafer 16 with a generally circular edge 17, shown in Figure 2 supported within the reaction chamber 12 upon a substrate support structure 20.
  • the illustrated support structure 20 includes a substrate holder 100, upon which the wafer 16 rests, and a spider 22 that supports the holder 100.
  • the substrate holder 100 shown in greater detail in Figures 3A-3E (described below), is only one of a number of preferred embodiments of the present invention.
  • the spider 22 is preferably made of a transparent and non-metallic (to reduce contamination) material.
  • the spider 22 is mounted to a shaft 24, which extends downwardly through a tube 26 depending from the lower wall of the chamber 12.
  • the spider 22 has at least three substrate holder supporters or arms 25, which extend radially outward and upward from the shaft 24.
  • the arms 25 are preferably separated by equal angles about a vertical center axis of the shaft 24, which is preferably aligned with a vertical center axis of the substrate holder 100 and wafer 16. For example, if there are three arms 25, they are preferably separated from one another by 120°.
  • the arms 25 are configured to support the bottom surface of the substrate holder 100.
  • the substrate holder 100 comprises a susceptor capable of absorbing radiant energy from the heating elements 14 and re-radiating such energy. It is preferable that the upper surface of the holder 100 is solid and made of one piece.
  • the shaft 24, spider 22, and holder 100 are configured to be rotated in unison about a vertical center axis during substrate processing.
  • a central temperature sensor or thermocouple 28 extends through the shaft 24 and the spider 22 in proximity to the substrate holder 100. Additional peripheral temperature sensors or thermocouples 30 are also shown housed within a slip ring or temperature compensation ring 32, which surrounds the substrate holder 100 and the wafer 16.
  • the thermocouples 28, 30 are connected to a temperature controller (not shown), which controls and sets the power of the various radiant heating elements 14 in response to the readings of the thermocouples 28, 30.
  • the slip ring 32 also absorbs radiant heat during high temperature processing.
  • the heated slip ring 32 helps to reduce, but not eliminate, heat loss at the wafer edge 17.
  • the slip ring 32 can be suspended by any suitable means.
  • the illustrated slip ring 32 rests upon elbows 34, which depend from the quartz chamber dividers 36.
  • U.S. Patent Application Serial No. 09/747,173 which is incorporated by reference, discloses a substrate holder designed to minimize problems associated with substrate "slide,” “stick,” and “curl.” Slide occurs when the substrate is dropped onto the substrate holder from above.
  • Slide is normally caused by a cushion of gas above the holder (e.g., in a recess or pocket sized to receive a substrate) that is unable to escape fast enough to allow the substrate to fall immediately onto the holder.
  • the substrate floats momentarily above the holder as the gas slowly escapes, causing the substrate to slide off center.
  • stick is the tendency of the substrate holder to cling to the substrate when the substrate is picked up from the substrate holder.
  • Stick occurs because gas is slow to flow into the small space between the substrate and the holder, creating a vacuum effect between the substrate and the holder.
  • Curl refers to warping of the substrate caused by a combination of both radial and axial temperature gradients therein.
  • 09/747,173 substantially prevents substrate slide and stick by providing a plurality of intersecting grooves underneath the substrate, which permit the flow of gas to and from the region between the substrate and the holder.
  • the embodiments of the present invention discussed below and shown in Figures 3A-E and 5 represent further modifications of the substrate holder of U.S. Patent Application Serial No. 09/747,173.
  • Figures 3A-E show a substrate holder 200 according to a preferred embodiment.
  • the holder 200 preferably a susceptor capable of absorbing and re-radiating radiant energy, has features similar to the holder disclosed in U.S. Patent Application Serial No. 09/747,173.
  • the holder 200 is preferably circular and made of graphite coated with silicon carbide, although the skilled artisan will appreciate that other materials are also suitable.
  • the substrate holder 200 has a thickness t h defined as the distance between upper and lower surfaces.
  • Figure 3A shows the holder 200 as viewed from the top, that is, looking into a recessed pocket 202.
  • the recessed pocket 202 is a substantially flat surface sized to accommodate a substrate of a particular size (e.g. 200 mm or 300mm wafer).
  • the substrate holder 200 has an annular veined ring 220 on its upper surface configured to support a substrate in a support plane.
  • the veined ring 220 is surrounded by a shallow annular groove 204, as shown in Figures 3A-3C.
  • the shallow annular groove 204 resides radially inward of the annular peripheral side surface 211 of the holder 200.
  • a raised shoulder 206 surrounds the shallow amiular groove 204.
  • Figure 3 C is an enlarged view of a portion of Figure 3A, illustrating more clearly the configuration of the annular veined ring 220, shallow annular groove 204, and raised shoulder 206 of the substrate holder 200.
  • the shallow annular groove 204 has an annular thickness t s (along a radial direction for the illustrated round substrate holder). In a preferred embodiment, the thickness t s is generally uniform, h other embodiments, the thickness t s varies along its length.
  • the shallow annular groove 204 helps to minimize radiation losses from the substrate to the substrate holder 200.
  • the skilled artisan will understand that as the amiular thickness t s becomes larger, the structural integrity of the holder 200 becomes more compromised, particularly during the silicon carbide coating process during manufacture of the holder, which warps the holder shape.
  • the average aimular thickness t s of the shallow annular groove 204 is preferably less than 1.5 mm.
  • the annular thickness t s is preferably in the range of 0.5 mm to 2.5 mm, and more preferably 0.7 mm to 1.5 mm.
  • the shallow annular groove 204 has a vertical depth, defined as the vertical distance between the top surface of the veins 221 and bottom point of the shallow annular groove 204.
  • the vertical depth of the shallow annular groove 204 is preferably at least 15% of the thickness t of the substrate holder 200.
  • the vertical depth of the shallow annular groove 204 is in the range of 0.1 mm to 2 mm, and more preferably in the range of 0.4 mm to 0.6 mm. In one embodiment, the vertical depth of the shallow aimular groove 204 is preferably at least 0.43 mm.
  • Figures 3A-3C also show a thermal isolation groove 215 on the substrate holder 200.
  • the thermal isolation groove 215 is an amiular groove in the substrate holder 200 positioned radially inward from the annular veined ring 220 and the shallow annular groove 204.
  • the thermal isolation groove 215 is provided to compensate for the heat conduction from the substrate to the substrate holder in the area of the annular veined ring 220, where the substrate is supported by and in thermal contact with the substrate holder.
  • the thermal isolation groove 215 can have many different, possibly irregular shapes.
  • the thermal isolation groove 215 has an annular thickness t g (along a radial direction for the illustrated round substrate holder). In a preferred embodiment, the thickness t g is generally uniform. In other embodiments, the thickness t g varies along its length.
  • the annular thickness t g is large enough to substantially reduce the flow of heat radially outward through the holder 200 and to reduce the gap conductive heat loss by the substrate to the substrate holder 200, and to permit the application of a complete coating of silicon carbide over the entire inner surface of the thermal isolation groove 215.
  • the annular thickness t g is also preferably small enough to prevent significant flow of gas, and thus convective heat loss, within the thermal isolation groove 215.
  • the skilled artisan will understand that as the annular thickness t g becomes larger, the structural integrity of the holder 200 becomes more compromised, particularly during the silicon carbide coating process during manufacture of the holder, which warps the holder shape.
  • the average annular thickness t g of the thermal isolation groove 215 is in the range of 0.3 mm to 5 mm, and more preferably 0.6 mm to 2 mm. h a preferred embodiment, the average annular thickness t g of the thermal isolation groove 215 is less than 2 mm, more preferably less than 1.5 mm, and more preferably less than 1 mm. [0045]
  • the thermal isolation groove 215 has a vertical depth, defined as the vertical distance between the top surface of the veins 221 and bottom point of the thermal isolation groove 215, that is preferably larger than the vertical depth of the shallow aimular groove 204.
  • the vertical depth of the thermal isolation groove 215 is large enough to compensate for the conductive heat loss to the substrate from contact with the annular veined ring 220, while also small enough to prevent significant compromise of the structural integrity of the substrate holder 200.
  • the vertical depth of the thermal isolation groove 215 is preferably at least 20% of the thickness t of the substrate holder 200.
  • the vertical depth of the thermal. isolation groove 215 is preferably at least 0.5 mm, and no more than 3 mm. More preferably, the vertical depth of the thermal isolation groove 215 is in the range of 0.8 mm to 1.2 mm from the top surface of the veined annular
  • FIGS 3A-3C also show an aimular veined ring 220 on the substrate holder 200 in the area between the shallow aimular groove 204 and the thermal isolation groove 215.
  • the veined ring 220 has a plurality of veins 221 separated by gaps or channels.
  • the top surfaces of the veins 221 form a substantially flat coplanar (or angled 0 to 10 degrees, and preferably angled 3 degrees) surface configured to support a substrate of a particular size in a support plane defined by the top surfaces of the veins 221.
  • the annular veined ring 220 supports the substrate 16 only in the area of the "exclusion zone" approximately 1-3 mm radially inward from the edge of the substrate.
  • the amiular veined ring 220 is preferably the only point of contact between the substrate 16 and the substrate holder 200 during processing, at least after any curl settles. Aside from this point of contact, there is no other contact between the substrate 16 and the substrate holder 200.
  • the top surfaces of the veins collectively form a concave surface that minimizes problems associated with substrate curl, h a preferred embodiment, the veins 221 are oriented at an angle to avoid alignment of the veins 221 with the crystal orientation of the substrate. [0048] Preferably, many veins 221 are provided on the substrate holder 200 to keep the substrate holder 200 cooler because the veins 221 increase heat conduction from the substrate holder 200 to the substrate 16 in the veined region of the substrate holder 200 at the outer edge of the substrate 16.
  • veins 221 also provide a gas path for Bernoulli wand pickup as they allow the Bernoulli wand gas to penetrate underneath the substrate. In an embodiment of the invention, there are between 300 and 720 veins 221 in the veined ring 220.
  • Figure 3D is an enlarged view of a portion of Figure 3C indicated by arrows 3D-3D.
  • Figure 3E is a cross-sectional view of an of the substrate holder 200 along the line 3E-3E in Figure 3D.
  • the veins 221 are angled, illustrated in a counterclockwise direction at about 45 degrees to the radial direction, and are designed to stop, or promote, gas flow to the backside of the substrate during rotation of the substrate.
  • the veins 221 may be angled in a clockwise direction.
  • the veins 221 are angled at 30 degrees, more preferably at 45 degrees to the radial direction.
  • Figure 3E shows that the veins 221 are separated from each other by gaps or channels 250.
  • the thickness t v of each vein 221 is preferably between 0.2 mm and 2 mm. hi a preferred embodiment, the thickness t v of each vein 221 is 1 mm.
  • Each vein 221 has side walls 244 that slant outward, as shown in Figure 3E.
  • the side walls 244 of adjacent veins 221 form a 45- degree angle.
  • the height of each vein 221 which is defined as the distance between the top surface of a vein 221 and the flat surface 242, is preferably between 0.2 mm and 1 mm. hi a preferred embodiment, the height of each vein 221 is 0.4 mm.
  • the distances d v between the veins 221 is preferably small enough such that there are enough veins 221 provided in the ring 220 to increase heat conduction from the substrate holder 200 to the substrate 16 in the area of the veined ring 220.
  • the distance d v between each vein 221 is between 0.5 mm and 3 mm. In a preferred embodiment, the distance d v between each vein 221 is about 1.5 mm.
  • the vertical depth of each channel 250 between veins 221 is equal to the height of each vein 221 in the illustrated embodiment. The vertical depth of each such channel 250 is preferably deep enough to inhibit heat loss at the edge of the substrate by inhibiting the conductive flow of heat radially outward through the substrate holder 200.
  • veins 221 reduce the heat loss from the peripheral side surface 211 of the substrate holder 200. It is believed preferable to have many veins 221 in the veined ring 220 because: (1) the veins 221 reduce most backside deposition, which reduces warping of the wafer during lithographic processes; and (2) they reduce slip and enhance unifomiity of the substrate. [0052]
  • the annular veined ring 220 also helps minimize the problems associated with slide, stick, and curl. The veined ring 220 allows gas to penetrate underneath the substrate 16 to minimize "stick" when a substrate 16 is picked up from the substrate holder 200.
  • FIG. 3B is a cross-sectional view of an area near the periphery of the substrate holder 200 along the line 3B-3B in Figure 3A.
  • the shallow amiular groove 204, the raised shoulder 206, the thermal isolation groove 215, and the amiular veined ring 220 are shown in Figure 3B.
  • the top surfaces of the veins 221 are substantially parallel to the top surface of the raised shoulder 206.
  • the top surfaces of the veins 221 are angled to the top surface of the raised shoulder 206.
  • the substrate holder 200 has a bottom groove 208 centered about a central vertical axis of the substrate holder 200.
  • the bottom groove 208 is configured to receive upper ends of the substrate holder supporters or am s 25 of the spider 22 ( Figure 2).
  • Figure 4 which shows a bottom plan view of the holder 200, illustrates a preferred configuration of the bottom groove 208.
  • the illustrated bottom groove 208 comprises a single groove and does not form a complete circle but is interrupted by a section 114, shown on the right side of Figure 4.
  • the interrupting section 1 14 ensures that the spider 22 cannot rotate independently of the substrate holder 200 once it has locked in position against section 114.
  • a more detailed description of a bottom groove such as bottom groove 208 is provided in U.S.
  • the substrate holder does not have a bottom groove. Instead, the holder has a plurality of recesses, each configured to closely receive one of the upper ends of the substrate holder supporters 25 of the spider 22.
  • the substrate holder 200 includes a raised feature 230 approximately near the edge of the substrate (assuming the substrate is centered on the substrate holder, where the substrate and the substrate holder have the same center), as shown in Figures 5A and 5B.
  • Figure 5A is a top plan view of the substrate holder 200 according to this embodiment
  • Figure 5B is a cross-sectional view, taken along line 6B-6B in Figure 5 A.
  • the view in Figure 5B extends from a vertical center axis 240 of the substrate holder to the raised shoulder 206. Only a portion of the raised shoulder 206 is shown in Figure 5B.
  • the region of the substrate holder 200 in which the raised feature 230 s preferably located is approximately near the edge of the substrate.
  • the raised feature is preferably in an area that is approximately 100mm to 140 mm from the vertical center axis 240 and radially inward from a radially inward edge of the shallow annular groove 204.
  • the raised feature 230 is a raised annular ring that, when a substrate 16 is supported on the substrate holder 200, is very close to, but not touching, the substrate 16, as shown in Figure 5B. Due to the configuration of the radiant heat lamps 14 in the apparatus described in connection with this embodiment, the substrate 16 is generally at a higher temperature than the substrate holder 200 in the region of the raised feature 230. As the raised feature 230 is so close to the substrate 16, the raised feature 230 also increases heat loss from the substrate 16 to the substrate holder 200 in this region of the substrate holder 200 to compensate for the higher temperature of the substrate 16 in this region caused by the configuration of the radiant heat lamps 14 in this embodiment, which is also described in U.S. Patent No. 6,121,061.
  • the raised feature 230 pulls out additional heat energy from the substrate 16 to the substrate holder 200 as there is more heat flow in the substrate 16 in the raised feature 230 region.
  • the raised feature 230 also reduces the effects of the overlapping radiation view angle from the front, side, and rear radiant heat lamps 14 with the center radiant heat lamps 14 of the apparatus during steady state CVD deposition (generally at temperatures under 950°C. [0057]

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

A substrate holder for processing a semiconductor substrate that minimizes substrate non-uniformities as well as backside damage. The substrate holder includes one or more support elements, such as a plurality of veins configured in an annular ring to support an outer edge of a substrate. The veins are configured to support a substrate of a particular size in a support plane defined by the top surfaces of the veins. The substrate holder also has one or more annular grooves formed in the top surface of the holder. In a preferred embodiment, the substrate holder also has a raised annular ring positioned radially inward of the grooves and the support elements. The top surface of the raised annular ring is no higher that the top surfaces of the veins.

Description

SUBSTRATE HOLDER
Background of the Invention Field of the Invention [0001] The present invention relates generally to substrate holders in semiconductor manufacturing apparatuses and, in particular, to substrate holders configured to maintain uniform heating.
Description of the Related Art [0002] High-temperature ovens, or reactors, are used to process substrates for a variety of reasons, the electronics industry, substrates such as semiconductor wafers are processed to form integrated circuits. A substrate, typically a circular silicon wafer, is placed on a substrate holder. If the substrate holder helps to attract radiant heat, it is called a susceptor. The substrate and substrate holder are enclosed in a reaction chamber, typically made of quartz, and heated to high temperatures by a plurality of radiant heat lamps placed around the quartz chamber. In an exemplary high temperature process, a reactant gas is passed over the heated substrate, causing the chemical vapor deposition (CND) of a thin layer of the reactant material onto a surface of the substrate. Through subsequent processes, these layers are made into integrated circuits. [0003] It is generally desirable to maintain a uniform temperature throughout the substrate holder during substrate processing. Typically, the substrate temperature closely tracks that of the substrate holder. Νon-unifoimities in the temperature of the substrate holder result in non-uniformities in the substrate temperature. These temperature gradients can leave the substrate susceptible to crystallo graphic slip in the single-crystal substrate and epitaxial layers, and possible device failure. Thus, temperature uniformity is desirable to minimize these problems. Another reason why it is desirable to maintain a uniform temperature throughout the substrate holder is to prevent differences in the quality of the film deposited on the substrate. Generally, for other semiconductor fabrication processes (e.g., etching, annealing, deposition), temperature gradients in the substrate result in different rates of reaction, and thus non-uniformities, throughout the substrate. [0004] Using state of the art apparatuses and methods, temperature uniformity has been achieved throughout most of the combination of the substrate and the substrate holder. However, it has recently been found that with larger substrates (e.g., 300 mm wafers), it is difficult to keep the radially outer region of the substrate/holder combination (the "combination") as hot as the inner region. This is because the radially outer region experiences greater convective and conductive heat loss and, in many existing apparatuses, receives less direct radiation. [0005] The radially outer region of the substrate/holder combination experiences greater convective heat loss than the remainder of the combination because the outer region has a generally vertical side edge and, hence, a larger surface area at which heat loss occurs for a given volume or mass. The outer region of the combination can also lose conductive heat due to contact with other equipment. These disparities in heat loss between the radially outer region and the remainder of the combination result in a lower temperature in the outer region. This temperature disparity produces a different deposition rate and deposited film thickness near the outer edge of the substrate. Accordingly, a processed substrate is typically characterized by an "exclusion zone" near the substrate edge, within which active devices are not manufactured and within which the deposited film has non-uniform qualities. [0006] Some prior art attempts to minimize or remove the exclusion zone have focused upon directing a greater amount of radiant energy to the radially outer, as opposed to inner, region of the substrate holder during processing, in order to lessen the disparity in heat loss between such regions. Other attempts have focused upon providing a hot annular structure (e.g., a temperature compensation ring) near the periphery of the substrate holder, to reduce the heat loss from the outer region. While these efforts have been helpful, some disparity in heat loss between the inner and outer regions remains. Using state of the art processing methods and apparatuses, the annular thickness of exclusion zones is generally about 10-20 mm, while chip manufacturers strive to enforce exclusion zones to as small as 1 mm to 3 mm to maximize yield. A need exists to further shrink the exclusion zone. Summary of the Invention
[0007] hi one aspect, an apparatus for processing a substrate is provided. The apparatus comprises a substrate holder having a support element configured to support a substrate of a particular size in a support plane defined by the support element. The support element comprises an annular veined ring supporting an outer edge of the substrate when the substrate is supported on the support element, hi a preferred embodiment of the invention, the support element comprises an annular ring having a plurality of veins, where the veins are angled or spiraled to stop gas flow to the backside of the substrate. In this embodiment, there are preferably at least 300 veins in the annular veined ring. In a preferred embodiment, the substrate holder also has a raised annular ring positioned radially inward of the support element. [0008] In another aspect, an apparatus for processing a substrate is provided, comprising a reaction chamber, a plurality of radiant heating elements configured to heat the reaction chamber, and a substrate holder in the reaction chamber. The substrate holder has a thickness defined as a distance between generally parallel top and bottom surfaces of the substrate holder. The substrate holder has one or more support elements configured to support a substrate of a particular size within a support plane defined by the one or more support elements. The support elements comprise a plurality of veins configured in an annular ring to support an outer edge of the substrate. [0009] In another aspect, an apparatus for processing a substrate is provided. The apparatus comprises a susceptor having a support surface sized to support a substrate of a particular size in a support plane, wherein the support plane is formed by top surfaces of a plurality of veins. [0010] h yet another aspect, a method of manufacturing an apparatus for processing a substrate is provided. A substrate holder is formed of graphite. The substrate holder has one or more support elements configured to support a substrate of a particular size in a support plane defined by the one or more support element. The one or more support elements comprise a plurality of veins configured on an annular ring to support an outer edge of the substrate. A first annular groove is formed in the substrate holder and is configured to surround an outer edge of the substrate when the substrate is supported on the one or more support elements. A second annular groove is also formed in the substrate holder and is positioned radially inward of the one or more support elements. Finally, th substrate holder is coated with SiC. [0011] For purposes of summarizing the invention and the advantages achieved over the prior art, certain objects and advantages of the invention have been described herein above. Of course, it is to be understood that not necessarily all such objects or advantages may be achieved in accordance with any particular embodiment of the invention. Thus, for example, those skilled in the art will recognize that the invention may be embodied or carried out in a manner that achieves or optimizes one advantage or group of advantages as taught herein without necessarily achieving other objects or advantages as may be taught or suggested herein. [0012] All of these embodiments are intended to be within the scope of the invention herein disclosed. These and other embodiments of the present invention will become readily apparent to those skilled in the art from the following detailed description of the preferred embodiments having reference to the attached figures, the invention not being limited to any particular preferred embodiment(s) disclosed.
Brief Description of the Drawings [0013] Figure 1 A is a top plan view of a conventional substrate holder; [0014] Figure IB is a partial cross-sectional view of the substrate holder of Figure 1A, taken along line IB- IB of Figure 1A; [0015] Figure 1C is a partial cross-sectional view of the substrate holder of Figures 1 A and IB, shown with a substrate held thereon; [0016] Figure ID is a graph illustrating the thickness of a deposited chemical layer across the surface of a semiconductor substrate, using a conventional substrate holder; [0017] Figure 2 is a schematic, cross-sectional view of an exemplary reaction chamber with a substrate supported on a substrate holder therein;
[0018] Figure 3 A is a top plan view of a substrate holder according to an embodiment of the present invention, in which the holder has a veined substrate support surface defined by a plurality of veins configured in an annular ring; [0019] Figure 3B is a partial cross-sectional view of the substrate holder of Figure 3 A, taken along line 3B-3B in Figure 3 A; [0020] Figure 3C is an enlarged view of a portion of Figure 3A indicated by arrows 3C-3C in Figure 3 A; [0021] Figure 3D is an enlarged view of a portion of Figure 3C indicated by arrows 3D-3D in Figure 3C; [0022] Figure 3E is a cross-sectional view of an of the substrate holder 200 along the line 3E-3E in Figure 3D; [0023] Figure 4 is a bottom plan view of the substrate holder of Figures 3 A-3E; [0024] Figure 5A is a top plan view of a substrate holder according to another embodiment of the present invention, in which the holder has a raised feature near the edge of the holder; and [0025] Figure 5B is a schematic cross-sectional view, taken along line 6B-6B in Figure 5A, of a portion of a substrate holder according to the embodiment of the present invention shown in Figure 5 A.
Detailed Description of the Preferred Embodiment
[0026] While the claimed invention is described in the context of CVD, it will be understood that the invention described herein is applicable to other types of thermal processing, including etching annealing, oxidation, nitridation, reduction and ALD. As noted above in the Background of the Invention section, processed substrates are typically characterized by an exclusion zone at the outer radial portion of each substrate, within which the deposited film has non-uniform qualities. This non-uniformity of the substrate is due in part to non-uniformity in temperature of the substrate holder upon which the substrate is supported. The outer radial portion of a typical substrate holder loses heat convectively at a greater rate than the remainder of the substrate holder. This disparity in the rate of heat loss is due to the outer radial portion of the substrate holder having a larger surface area over which heat loss can occur. The outer radial edge of the substrate holder also loses some heat conductively due to contact with other equipment, h addition, in most existing semiconductor processing apparatuses, the vertical side edge of the substrate holder receives less direct radiant heat than the remainder of the substrate holder. As a result, the outer radial portion of the substrate holder has a lower temperature than the remainder of the holder, which in turn results in the aforementioned non-uniformities in the outer radial portion of the processed substrate supported by the substrate holder. [0027] Figures 1A-1D illustrate this concept. Figures 1 A- 1 C show u conventional substrate holder 1 for supporting a substrate 2, such as a semiconductor wafer, during processing. Figures 1A and IB show the substrate holder 1 alone without the substrate 2. Figure 1A is a top plan view, and Figure IB is cross-sectional view of one side of the substrate holder 1. Figure 1C is a view similar to that of Figure IB, showing a substrate 2 supported on the substrate holder 1. The substrate holder 1 includes an inner pocket area 3 defined by an annular wall 4. The pocket area 3 is sized and configured to receive and support the substrate 2 (e.g., circular and slightly larger than a 300 mm wafer). The wall 4 separates the pocket area 3 from a raised annular shoulder 5. The shoulder 5 is located radially outward of the pocket 3. The substrate holder 1 has an annular side surface 6 and a bottom surface 7. [0028] During substrate processing, the substrate holder 1 absorbs heat, typically from radiant heat lamps surrounding the reaction chamber. U.S. Patent No. 6,121,061, which is incorporated by reference, describes a typical configuration of radiant heat sources in an exemplary CVD reactor. The substrate holder 1 also loses heat to the surrounding environment (e.g., to the chamber walls, which are not perfectly reflective). Some of this lost heat is re-radiated to the substrate holder 1, while the rest is lost by convection and conduction. With reference to Figure 1C, the substrate holder 1 loses heat from its upper surfaces 3 and 5, side surface 6, and bottom surface 7, and the substrate 2 loses heat from its upper surface 9. The arrows HT schematically illustrate the heat loss at the upper surfaces 3, 5, and 9. Similarly, the arrows Hs and HB schematically illustrate the heat loss at the side surface 6 and the bottom surface 7, respectively. Throughout most of the holder/substrate combination, the heat loss HT and HB is typically compensated with uniform heat input across the combination surface of the holder/substrate. Thus, there is a relatively uniform temperature throughout the upper surface of the holder/substrate combination (there may be some vertical temperature gradients). However, there is additional heat loss Hs at the outer radial edge of the holder/substrate combination, which receives less direct radiation from the radiant heat lamps and is thus not compensated by heat input. This additional heat loss results in a lower temperature at the outer radial edge of the holder 1 and substrate 2. Consequently, the substrate holder design shown in Figures 1A-1C normally results in some degree of processing non-uniformities within an "exclusion zone" bordering the substrate edge 8. Furthermore, the additional heat loss at the edges induces temperature gradients from the center of the substrate to the edges, as heat flows radially outward. [0029] Figure ID is a graph that illustrates the thickness of a chemical vapor deposited (CND) layer across the surface of a 200-mm semiconductor substrate, using a conventional substrate holder such as the substrate holder 1 shown in Figures lA-C. This test was conducted on a rotating substrate (i.e., the substrate was rotated about its vertical center axis). In Figure ID, the horizontal axis represents the horizontal location on the surface of the substrate. The value 0 mm represents the leading edge of the substrate, and 200 mm represents the trailing edge. The vertical axis represents the localized layer thickness divided by the mean layer thickness throughout the surface of the substrate. The localized layer thickness of the deposited layer is shown only from 3-197 mm on the horizontal axis. This is because it is very difficult to measure the thickness of the chemical deposition layer within the three millimeters bordering the substrate edge, which is often rounded. As shown in Figure ID, the use of a conventional substrate holder leads to a significant reduction of the thickness of the deposited layer at the edges of the substrate. This "edge roll-off effect is caused by the lower temperature at the outer radial edge of the substrate/holder combination. [0030] Previous studies have indicated that the substrate holder is generally cooler than the substrate during processes such as CND. During low temperature processes, the normal contact point, which is usually the edge perimeter of the substrate, between the substrate holder and the substrate has the best conductive thermal contact and is the point where most heat loss from the substrate to the substrate holder occurs. There are other mechanisms that also contribute to the temperature losses between the edge of the substrate and the environment. The edge roll-off compensation features of the preferred embodiments permit additional heat input to the substrate from the front, side, and rear radiant heat lamps of the apparatus, and thermally isolate this additional heat input as close to the edge of the substrate as possible. [0031] The preferred embodiments help to achieve a smaller exclusion zone. A substrate holder design that significantly reduces heat losses at the outer radial edge of the holder/substrate combination and, thus, helps to shrink the achievable size of the exclusion zone is provided. Before presenting the details of a preferred embodiment of the substrate holder of the invention, it will be instructive to illustrate an exemplary reactor within which the inventive substrate holder can be used for processing substrates, such as semiconductor wafers. [0032] Figure 2 illustrates an exemplary chemical vapor deposition (CVD) reactor 10, including a quartz reaction chamber 12. Radiant heating elements 14 are supported outside the transparent chamber 12, to provide heat energy to the chamber 12 without appreciable absorption by the chamber walls. Although the preferred embodiments are described in the context of a "cold wall" CND reactor, it will be understood that the substrate support systems described herein can be used in other types of reactors and semiconductor processing equipment. Skilled artisans will appreciate that the claimed invention is not limited to use within the particular reactor 10 disclosed herein. In particular, one of skill in the art can find application for the substrate support systems described herein for other semiconductor processing equipment, wherein a substrate is supported while being uniformly heated or cooled, particularly where the support is subject to edge losses near the substrate edge. Moreover, while illustrated in the context of standard silicon wafers, the supports described herein can be used to support other kinds of substrates, such as glass, which are subjected to treatments such as CVD, physical vapor deposition (PVD), etching, annealing, dopant diffusion, photolithography, etc. The supports are of particular utility for supporting substrates during treatment processes al elevated temperatures. [0033] The radiant heating elements 14 typically include two banks of elongated tube-type heating lamps arranged in orthogonal or crossed directions above and below a susceptor holding a semiconductor substrate. Each of the upper and lower surfaces of the substrate faces one of the two banks of heating lamps 14. A controller within the thermal reactor adjusts the relative power to each lamp 14 to maintain a desired temperature during wafer processing. There are also spot lamps that are used for compensating for the heat sink effect of lower support structures. [0034] The illustrated substrate comprises a semiconductor wafer 16 with a generally circular edge 17, shown in Figure 2 supported within the reaction chamber 12 upon a substrate support structure 20. The illustrated support structure 20 includes a substrate holder 100, upon which the wafer 16 rests, and a spider 22 that supports the holder 100. The substrate holder 100, shown in greater detail in Figures 3A-3E (described below), is only one of a number of preferred embodiments of the present invention. The spider 22 is preferably made of a transparent and non-metallic (to reduce contamination) material. The spider 22 is mounted to a shaft 24, which extends downwardly through a tube 26 depending from the lower wall of the chamber 12. The spider 22 has at least three substrate holder supporters or arms 25, which extend radially outward and upward from the shaft 24. The arms 25 are preferably separated by equal angles about a vertical center axis of the shaft 24, which is preferably aligned with a vertical center axis of the substrate holder 100 and wafer 16. For example, if there are three arms 25, they are preferably separated from one another by 120°. The arms 25 are configured to support the bottom surface of the substrate holder 100. In a preferred embodiment, the substrate holder 100 comprises a susceptor capable of absorbing radiant energy from the heating elements 14 and re-radiating such energy. It is preferable that the upper surface of the holder 100 is solid and made of one piece. Preferably, the shaft 24, spider 22, and holder 100 are configured to be rotated in unison about a vertical center axis during substrate processing. [0035] A central temperature sensor or thermocouple 28 extends through the shaft 24 and the spider 22 in proximity to the substrate holder 100. Additional peripheral temperature sensors or thermocouples 30 are also shown housed within a slip ring or temperature compensation ring 32, which surrounds the substrate holder 100 and the wafer 16. The thermocouples 28, 30 are connected to a temperature controller (not shown), which controls and sets the power of the various radiant heating elements 14 in response to the readings of the thermocouples 28, 30. [0036] hi addition to housing the thermocouples 30, the slip ring 32 also absorbs radiant heat during high temperature processing. As noted in the Background section, the heated slip ring 32 helps to reduce, but not eliminate, heat loss at the wafer edge 17. The slip ring 32 can be suspended by any suitable means. For example, the illustrated slip ring 32 rests upon elbows 34, which depend from the quartz chamber dividers 36. [0037] U.S. Patent Application Serial No. 09/747,173, which is incorporated by reference, discloses a substrate holder designed to minimize problems associated with substrate "slide," "stick," and "curl." Slide occurs when the substrate is dropped onto the substrate holder from above. Slide is normally caused by a cushion of gas above the holder (e.g., in a recess or pocket sized to receive a substrate) that is unable to escape fast enough to allow the substrate to fall immediately onto the holder. The substrate floats momentarily above the holder as the gas slowly escapes, causing the substrate to slide off center. Conversely, stick is the tendency of the substrate holder to cling to the substrate when the substrate is picked up from the substrate holder. Stick occurs because gas is slow to flow into the small space between the substrate and the holder, creating a vacuum effect between the substrate and the holder. Curl refers to warping of the substrate caused by a combination of both radial and axial temperature gradients therein. Typically, when a substrate is initially inserted into a heated reaction chamber and held above a substrate holder, the center of the substrate is heated disproportionately from below, causing the substrate to curl slightly into a "bowl" or concave-up shape. When the slightly curled substrate is dropped onto a hot wafer holder that does not conform in shape to the substrate (e.g., a flat holder), the curl can be greatly exacerbated. Slide and curl often lead to non- uniformities in processed substrates, and stick can cause particle contamination in the reaction chamber. [0038] The substrate holder disclosed in U.S. Patent Application Serial No. 09/747,173 substantially prevents substrate slide and stick by providing a plurality of intersecting grooves underneath the substrate, which permit the flow of gas to and from the region between the substrate and the holder. The embodiments of the present invention discussed below and shown in Figures 3A-E and 5 represent further modifications of the substrate holder of U.S. Patent Application Serial No. 09/747,173. [0039] Figures 3A-E show a substrate holder 200 according to a preferred embodiment. The holder 200, preferably a susceptor capable of absorbing and re-radiating radiant energy, has features similar to the holder disclosed in U.S. Patent Application Serial No. 09/747,173. The holder 200 is preferably circular and made of graphite coated with silicon carbide, although the skilled artisan will appreciate that other materials are also suitable. The substrate holder 200 has a thickness th defined as the distance between upper and lower surfaces. [0040] Figure 3A shows the holder 200 as viewed from the top, that is, looking into a recessed pocket 202. The recessed pocket 202 is a substantially flat surface sized to accommodate a substrate of a particular size (e.g. 200 mm or 300mm wafer). The substrate holder 200 has an annular veined ring 220 on its upper surface configured to support a substrate in a support plane. The veined ring 220 is surrounded by a shallow annular groove 204, as shown in Figures 3A-3C. The shallow annular groove 204 resides radially inward of the annular peripheral side surface 211 of the holder 200. A raised shoulder 206 surrounds the shallow amiular groove 204. Figure 3 C is an enlarged view of a portion of Figure 3A, illustrating more clearly the configuration of the annular veined ring 220, shallow annular groove 204, and raised shoulder 206 of the substrate holder 200. [0041] With continued reference to Figures 3A-3C, the shallow annular groove 204 has an annular thickness ts (along a radial direction for the illustrated round substrate holder). In a preferred embodiment, the thickness ts is generally uniform, h other embodiments, the thickness ts varies along its length. The shallow annular groove 204 helps to minimize radiation losses from the substrate to the substrate holder 200. The skilled artisan will understand that as the amiular thickness ts becomes larger, the structural integrity of the holder 200 becomes more compromised, particularly during the silicon carbide coating process during manufacture of the holder, which warps the holder shape. The average aimular thickness ts of the shallow annular groove 204 is preferably less than 1.5 mm. The annular thickness ts is preferably in the range of 0.5 mm to 2.5 mm, and more preferably 0.7 mm to 1.5 mm. [0042] The shallow annular groove 204 has a vertical depth, defined as the vertical distance between the top surface of the veins 221 and bottom point of the shallow annular groove 204. The vertical depth of the shallow annular groove 204 is preferably at least 15% of the thickness t of the substrate holder 200. The vertical depth of the shallow annular groove 204 is in the range of 0.1 mm to 2 mm, and more preferably in the range of 0.4 mm to 0.6 mm. In one embodiment, the vertical depth of the shallow aimular groove 204 is preferably at least 0.43 mm. [0043] Figures 3A-3C also show a thermal isolation groove 215 on the substrate holder 200. The thermal isolation groove 215 is an amiular groove in the substrate holder 200 positioned radially inward from the annular veined ring 220 and the shallow annular groove 204. The thermal isolation groove 215 is provided to compensate for the heat conduction from the substrate to the substrate holder in the area of the annular veined ring 220, where the substrate is supported by and in thermal contact with the substrate holder. Those of ordinary skill in the art will understand that the groove 215 can have many different, possibly irregular shapes. [0044] The thermal isolation groove 215 has an annular thickness tg (along a radial direction for the illustrated round substrate holder). In a preferred embodiment, the thickness tg is generally uniform. In other embodiments, the thickness tg varies along its length. Preferably, the annular thickness tg is large enough to substantially reduce the flow of heat radially outward through the holder 200 and to reduce the gap conductive heat loss by the substrate to the substrate holder 200, and to permit the application of a complete coating of silicon carbide over the entire inner surface of the thermal isolation groove 215. The annular thickness tg is also preferably small enough to prevent significant flow of gas, and thus convective heat loss, within the thermal isolation groove 215. Also, the skilled artisan will understand that as the annular thickness tg becomes larger, the structural integrity of the holder 200 becomes more compromised, particularly during the silicon carbide coating process during manufacture of the holder, which warps the holder shape. Such warping introduces concavity to the holder shape, which creates more room to avoid slide and creates less contact between the holder and the substrate in the middle. The average annular thickness tgof the thermal isolation groove 215 is in the range of 0.3 mm to 5 mm, and more preferably 0.6 mm to 2 mm. h a preferred embodiment, the average annular thickness tg of the thermal isolation groove 215 is less than 2 mm, more preferably less than 1.5 mm, and more preferably less than 1 mm. [0045] The thermal isolation groove 215 has a vertical depth, defined as the vertical distance between the top surface of the veins 221 and bottom point of the thermal isolation groove 215, that is preferably larger than the vertical depth of the shallow aimular groove 204. Preferably, the vertical depth of the thermal isolation groove 215 is large enough to compensate for the conductive heat loss to the substrate from contact with the annular veined ring 220, while also small enough to prevent significant compromise of the structural integrity of the substrate holder 200. The vertical depth of the thermal isolation groove 215 is preferably at least 20% of the thickness t of the substrate holder 200. In one embodiment, the vertical depth of the thermal. isolation groove 215 is preferably at least 0.5 mm, and no more than 3 mm. More preferably, the vertical depth of the thermal isolation groove 215 is in the range of 0.8 mm to 1.2 mm from the top surface of the veined annular
[0046] In order to improve thickness uniformity of the substrate and reduce the achievable size of the exclusion zone, it is desirable to further thermally isolate the substrate 16 from the substrate holder 200 to reduce heat loss from the substrate 16 to the substrate holder 200. Figures 3A-3C also show an aimular veined ring 220 on the substrate holder 200 in the area between the shallow aimular groove 204 and the thermal isolation groove 215. [0047] In this embodiment of the invention, the veined ring 220 has a plurality of veins 221 separated by gaps or channels. The top surfaces of the veins 221 form a substantially flat coplanar (or angled 0 to 10 degrees, and preferably angled 3 degrees) surface configured to support a substrate of a particular size in a support plane defined by the top surfaces of the veins 221. In this embodiment, the annular veined ring 220 supports the substrate 16 only in the area of the "exclusion zone" approximately 1-3 mm radially inward from the edge of the substrate. The amiular veined ring 220 is preferably the only point of contact between the substrate 16 and the substrate holder 200 during processing, at least after any curl settles. Aside from this point of contact, there is no other contact between the substrate 16 and the substrate holder 200. As there is little contact between the substrate 16 and the substrate holder 200 in this embodiment, the possibility of damaging the backside of the substrate is reduced. In another embodiment, the top surfaces of the veins collectively form a concave surface that minimizes problems associated with substrate curl, h a preferred embodiment, the veins 221 are oriented at an angle to avoid alignment of the veins 221 with the crystal orientation of the substrate. [0048] Preferably, many veins 221 are provided on the substrate holder 200 to keep the substrate holder 200 cooler because the veins 221 increase heat conduction from the substrate holder 200 to the substrate 16 in the veined region of the substrate holder 200 at the outer edge of the substrate 16. The skilled artisan will appreciate that as the substrate holder 200 is generally at a cooler temperature than the substrate, conduction dominates at the contact points and the channel depths around and in between the veins 221 are selected to compensate for the conductive, convective, and gap conduction interlace between the substrate and the substrate holder 200. The veins 221 also provide a gas path for Bernoulli wand pickup as they allow the Bernoulli wand gas to penetrate underneath the substrate. In an embodiment of the invention, there are between 300 and 720 veins 221 in the veined ring 220. Typically, in a preferred embodiment of the invention intended to process a 200 mm wafer, there are more than 300 veins, hi an embodiment of the invention intended to process a 300 mm wafer, there are more than 700 veins. Preferably, for a 300 mm wafer, there are between 250 and 300 veins. The skilled artisan will appreciate that the number of veins is selected to minimize contact damage (e.g., crystalline defects to the substrate). [0049] Figure 3D is an enlarged view of a portion of Figure 3C indicated by arrows 3D-3D. Figure 3E is a cross-sectional view of an of the substrate holder 200 along the line 3E-3E in Figure 3D. As shown in Figures 3D and 3E, the veins 221 are angled, illustrated in a counterclockwise direction at about 45 degrees to the radial direction, and are designed to stop, or promote, gas flow to the backside of the substrate during rotation of the substrate. Alternatively, the veins 221 may be angled in a clockwise direction. Typically, the veins 221 are angled at 30 degrees, more preferably at 45 degrees to the radial direction. Figure 3E shows that the veins 221 are separated from each other by gaps or channels 250. [0050] The thickness tv of each vein 221 is preferably between 0.2 mm and 2 mm. hi a preferred embodiment, the thickness tv of each vein 221 is 1 mm. Each vein 221 has side walls 244 that slant outward, as shown in Figure 3E. With continued reference to Figure 3E, in a preferred embodiment, the side walls 244 of adjacent veins 221 form a 45- degree angle. There is preferably a flat surface 242 on the bottom of each groove 250 between the veins 221 as shown in Figure 3E. The height of each vein 221 , which is defined as the distance between the top surface of a vein 221 and the flat surface 242, is preferably between 0.2 mm and 1 mm. hi a preferred embodiment, the height of each vein 221 is 0.4 mm. The distances dv between the veins 221 is preferably small enough such that there are enough veins 221 provided in the ring 220 to increase heat conduction from the substrate holder 200 to the substrate 16 in the area of the veined ring 220. Preferably, the distance dv between each vein 221 is between 0.5 mm and 3 mm. In a preferred embodiment, the distance dv between each vein 221 is about 1.5 mm. [0051] The vertical depth of each channel 250 between veins 221 is equal to the height of each vein 221 in the illustrated embodiment. The vertical depth of each such channel 250 is preferably deep enough to inhibit heat loss at the edge of the substrate by inhibiting the conductive flow of heat radially outward through the substrate holder 200. By doing so, the veins 221 reduce the heat loss from the peripheral side surface 211 of the substrate holder 200. It is believed preferable to have many veins 221 in the veined ring 220 because: (1) the veins 221 reduce most backside deposition, which reduces warping of the wafer during lithographic processes; and (2) they reduce slip and enhance unifomiity of the substrate. [0052] The annular veined ring 220 also helps minimize the problems associated with slide, stick, and curl. The veined ring 220 allows gas to penetrate underneath the substrate 16 to minimize "stick" when a substrate 16 is picked up from the substrate holder 200. The veined ring 220, combined with the volume of area underneath the substrate 16, also provides enough area for gas to escape to allow the wafer to drop onto the substrate holder 200 without sliding. [0053] Figure 3B is a cross-sectional view of an area near the periphery of the substrate holder 200 along the line 3B-3B in Figure 3A. The shallow amiular groove 204, the raised shoulder 206, the thermal isolation groove 215, and the amiular veined ring 220 are shown in Figure 3B. Preferably, the top surfaces of the veins 221 are substantially parallel to the top surface of the raised shoulder 206. hi an alternative embodiment, the top surfaces of the veins 221 are angled to the top surface of the raised shoulder 206. [0054] On a bottom surface 210, the substrate holder 200 has a bottom groove 208 centered about a central vertical axis of the substrate holder 200. The bottom groove 208 is configured to receive upper ends of the substrate holder supporters or am s 25 of the spider 22 (Figure 2). Figure 4, which shows a bottom plan view of the holder 200, illustrates a preferred configuration of the bottom groove 208. The illustrated bottom groove 208 comprises a single groove and does not form a complete circle but is interrupted by a section 114, shown on the right side of Figure 4. The interrupting section 1 14 ensures that the spider 22 cannot rotate independently of the substrate holder 200 once it has locked in position against section 114. A more detailed description of a bottom groove such as bottom groove 208 is provided in U.S. Patent Application Serial No. 09/747,173. In an alternative embodiment, the substrate holder does not have a bottom groove. Instead, the holder has a plurality of recesses, each configured to closely receive one of the upper ends of the substrate holder supporters 25 of the spider 22. The skilled artisan will appreciate that there are alternative methods of centering the substrate holder to the holder support. [0055] h a preferred embodiment of the invention, the substrate holder 200 includes a raised feature 230 approximately near the edge of the substrate (assuming the substrate is centered on the substrate holder, where the substrate and the substrate holder have the same center), as shown in Figures 5A and 5B. Figure 5A is a top plan view of the substrate holder 200 according to this embodiment, and Figure 5B is a cross-sectional view, taken along line 6B-6B in Figure 5 A. The view in Figure 5B extends from a vertical center axis 240 of the substrate holder to the raised shoulder 206. Only a portion of the raised shoulder 206 is shown in Figure 5B. [0056] The region of the substrate holder 200 in which the raised feature 230 s preferably located is approximately near the edge of the substrate. For example, on a 300 mm substrate, the raised feature is preferably in an area that is approximately 100mm to 140 mm from the vertical center axis 240 and radially inward from a radially inward edge of the shallow annular groove 204. The raised feature 230 is a raised annular ring that, when a substrate 16 is supported on the substrate holder 200, is very close to, but not touching, the substrate 16, as shown in Figure 5B. Due to the configuration of the radiant heat lamps 14 in the apparatus described in connection with this embodiment, the substrate 16 is generally at a higher temperature than the substrate holder 200 in the region of the raised feature 230. As the raised feature 230 is so close to the substrate 16, the raised feature 230 also increases heat loss from the substrate 16 to the substrate holder 200 in this region of the substrate holder 200 to compensate for the higher temperature of the substrate 16 in this region caused by the configuration of the radiant heat lamps 14 in this embodiment, which is also described in U.S. Patent No. 6,121,061. The raised feature 230 pulls out additional heat energy from the substrate 16 to the substrate holder 200 as there is more heat flow in the substrate 16 in the raised feature 230 region. The raised feature 230 also reduces the effects of the overlapping radiation view angle from the front, side, and rear radiant heat lamps 14 with the center radiant heat lamps 14 of the apparatus during steady state CVD deposition (generally at temperatures under 950°C. [0057] Although this invention has been disclosed in the context of certain preferred embodiments and examples, it will be understood by those skilled in the art that the present invention extends beyond the specifically disclosed embodiments to other alternative embodiments and/or uses of the invention and obvious modifications and equivalents thereof. Further, the various features of this invention can be used alone, or in combination with other features of this invention other than as expressly described above. Thus, it is intended that the scope of the present invention herein disclosed should not be limited by the particular disclosed embodiments described above, but should be determined only by a fair reading of the claims that follow.

Claims

WHAT IS CLAIMED IS:
1. An apparatus for processing a semiconductor substrate, comprising a substrate holder comprising a support element configured to support a substrate of a particular size in a support plane defined by the support element, wherein the support element comprises an annular veined ring supporting an outer edge of the substrate when the substrate is supported on the support element.
2. The apparatus of Claim 1, wherein the support element comprises at least 300 veins.
3. The apparatus of Claim 1, further comprising a first annular groove on the substrate holder, the first annular groove being positioned radially inward from the support element.
4. The apparatus of Claim 3, wherein the first annular groove has a generally uniform annular thickness.
5. The apparatus of Claim 3, wherein the substrate holder further comprises a substrate pocket and the first annular groove is formed such that the first annular groove is lower than a surface of the substrate pocket.
6. The apparatus of Claim 3, further comprising a second annular groove on the substrate holder, the second annular groove being positioned radially outward from the support element.
7. The apparatus of Claim 6, wherein a vertical depth of the first aimular groove is greater than a vertical depth of the second annular groove.
8. The apparatus of Claim 5, further comprising an annular ring raised above the substrate pocket and positioned radially inward of the support element.
9. The apparatus of Claim 1, wherein the substrate holder is configured to be supported by a spider structure comprising a vertical shaft and at least tliree substrate holder supporters extending radially outward and upward from the shaft, the substrate holder supporters configured to support the bottom surface of the substrate holder.
10. The apparatus of Claim 9, wherein the bottom surface of the substrate holder includes a recess configured to receive upper ends of the substrate holder supporters of the spider structure.
11. The apparatus of Claim 9, wherein the bottom surface of the substrate holder includes a circular groove centered about a central vertical axis of the substrate holder, the circular groove configured to receive upper ends of the substrate holder supporters of the spider structure, the circular groove of the bottom surface being interrupted in one location.
12. An apparatus for processing a substrate, comprising: a reaction chamber; a plurality of radiant heating elements configured to heat the reaction chamber; and a substrate holder in the reaction chamber, the substrate holder having a plurality of support elements configured to support a substrate of a particular size within a support plane defined by the plurality of support elements, wherein the support elements comprise a plurality of spaced veins configured in an annular ring to support an outer edge of the substrate.
13. The apparatus of Claim 12, wherein the substrate holder further comprises: a substrate pocket; and an annular groove formed in the substrate pocket and configured to surround an outer edge of the substrate when the substrate is supported on the plurality support elements.
14. The apparatus of Claim 12, wherein the support plane is formed by top surfaces of the plurality of spaced veins.
15. The apparatus of Claim 13, further comprising an annular recess in the substrate pocket, the annular recess positioned radially inward of the support elements.
16. The apparatus of Claim 12, further comprising a support structure configured to support the substrate holder, the support structure comprising a vertical shaft and a plurality of support arms extending generally radially outward and upward from the shaft, the support arms having upper ends configured to support the substrate holder.
17. The apparatus of Claim 13, further comprising an annular ring on the substrate holder, the annular ring being positioned radially inward of the support elements and having a raised surface higher than a surface of the substrate pocket but no higher than the support plane.
18. An apparatus for processing a substrate, comprising a susceptor having a support surface sized to support a substrate of a particular size in a support plane, wherein the support plane is formed by top surfaces of a plurality of veins.
19. The apparatus of Claim 18, wherein the plurality of veins are formed in an annular ring to support an outer edge of the substrate.
20. The apparatus of Claim 19, further comprising a plurality of annular recesses in the susceptor, wherein a first of the plurality of recesses is positioned radially outward of the plurality of veins and a second of the plurality of recesses is positioned radially inward of the plurality of veins.
21. The apparatus of Claim 18, further comprising an annular ring on the susceptor, the aimular ring being positioned radially inward of the plurality of veins and having a raised surface no higher than the support plane.
22. The apparatus of Claim 20, further comprising an amiular ring on the susceptor, the annular ring being positioned radially inward of the second of the plurality of recesses and having a raised surface no higher than the support plane
23. A method of manufacturing an apparatus for processing a substrate, comprising: forming a substrate holder out of graphite, the substrate holder having one or more support elements configured to support a substrate of a particular size in a support plane defined by the one or more support elements, wherein the one or more support elements comprise a plurality of veins configured on an annular ring to support an outer edge of the substrate when the substrate is supported on the one or more support elements; forming a first annular groove in the substrate holder, the first annular groove configured to surround an outer edge of the substrate when the substrate is supported on the one or more support elements; forming a second annular groove in the substrate holder, the second annular groove being positioned radially inward of the one or more support elements; and coating the substrate holder with SiC.
24. The method of Claim 23, further comprising forming a raised annular ring positioned radially inward of the second annular groove.
25. The method of Claim 24, wherein a top surface of the raised aimular ring is no higher than a top surface of support plane.
26. The method of Claim 23, further comprising forming a spider structure configured to support the substrate holder, the spider structure comprising a vertical shaft and at least tliree substrate holder supporters extending radially outward and upward from the shaft, the substrate holder supporters configured to support the bottom surface of the substrate holder
PCT/US2004/035665 2003-10-29 2004-10-27 Substrate holder WO2005043613A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/697,401 US20050092439A1 (en) 2003-10-29 2003-10-29 Low/high temperature substrate holder to reduce edge rolloff and backside damage
US10/697,401 2003-10-29

Publications (2)

Publication Number Publication Date
WO2005043613A1 WO2005043613A1 (en) 2005-05-12
WO2005043613A9 true WO2005043613A9 (en) 2005-06-23

Family

ID=34550353

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/035665 WO2005043613A1 (en) 2003-10-29 2004-10-27 Substrate holder

Country Status (2)

Country Link
US (1) US20050092439A1 (en)
WO (1) WO2005043613A1 (en)

Families Citing this family (181)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005081283A2 (en) * 2004-02-13 2005-09-01 Asm America, Inc. Substrate support system for reduced autodoping and backside deposition
US20070241454A1 (en) * 2006-04-13 2007-10-18 Jun-Ming Chen Capture ring
US20090280248A1 (en) * 2008-05-06 2009-11-12 Asm America, Inc. Porous substrate holder with thinned portions
WO2010016499A1 (en) 2008-08-05 2010-02-11 東京エレクトロン株式会社 Placing table structure
US7964038B2 (en) * 2008-10-02 2011-06-21 Applied Materials, Inc. Apparatus for improved azimuthal thermal uniformity of a substrate
US20110297088A1 (en) * 2010-06-04 2011-12-08 Texas Instruments Incorporated Thin edge carrier ring
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
US11085112B2 (en) 2011-10-28 2021-08-10 Asm Ip Holding B.V. Susceptor with ring to limit backside deposition
KR20130137475A (en) * 2012-06-07 2013-12-17 삼성전자주식회사 Method for handling substrate and support substrate used the same
US9589818B2 (en) * 2012-12-20 2017-03-07 Lam Research Ag Apparatus for liquid treatment of wafer shaped articles and liquid control ring for use in same
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
JP6303592B2 (en) * 2014-02-25 2018-04-04 東京エレクトロン株式会社 Substrate processing equipment
DE102014109327A1 (en) 2014-07-03 2016-01-07 Aixtron Se Coated flat disc-shaped component in a CVD reactor
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
DE102016103530A1 (en) * 2016-02-29 2017-08-31 Aixtron Se Substrate holding device with projecting from an annular groove supporting projections
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
KR102597978B1 (en) 2017-11-27 2023-11-06 에이에스엠 아이피 홀딩 비.브이. Storage device for storing wafer cassettes for use with batch furnaces
US11639811B2 (en) 2017-11-27 2023-05-02 Asm Ip Holding B.V. Apparatus including a clean mini environment
DE102017129699A1 (en) * 2017-12-13 2019-06-13 Aixtron Se Device for holding and transporting a substrate
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
US11482412B2 (en) 2018-01-19 2022-10-25 Asm Ip Holding B.V. Method for depositing a gap-fill layer by plasma-assisted deposition
TW202325889A (en) 2018-01-19 2023-07-01 荷蘭商Asm 智慧財產控股公司 Deposition method
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
WO2019158960A1 (en) 2018-02-14 2019-08-22 Asm Ip Holding B.V. A method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
JP2021529254A (en) 2018-06-27 2021-10-28 エーエスエム・アイピー・ホールディング・ベー・フェー Periodic deposition methods for forming metal-containing materials and films and structures containing metal-containing materials
CN112292477A (en) 2018-06-27 2021-01-29 Asm Ip私人控股有限公司 Cyclic deposition methods for forming metal-containing materials and films and structures containing metal-containing materials
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
KR20200030162A (en) 2018-09-11 2020-03-20 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
CN110970344A (en) 2018-10-01 2020-04-07 Asm Ip控股有限公司 Substrate holding apparatus, system including the same, and method of using the same
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR20200051105A (en) 2018-11-02 2020-05-13 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP2020096183A (en) 2018-12-14 2020-06-18 エーエスエム・アイピー・ホールディング・ベー・フェー Method of forming device structure using selective deposition of gallium nitride, and system for the same
TWI819180B (en) 2019-01-17 2023-10-21 荷蘭商Asm 智慧財產控股公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
USD914620S1 (en) 2019-01-17 2021-03-30 Asm Ip Holding B.V. Vented susceptor
CN111446185A (en) 2019-01-17 2020-07-24 Asm Ip 控股有限公司 Ventilation base
USD920936S1 (en) 2019-01-17 2021-06-01 Asm Ip Holding B.V. Higher temperature vented susceptor
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
KR102638425B1 (en) 2019-02-20 2024-02-21 에이에스엠 아이피 홀딩 비.브이. Method and apparatus for filling a recess formed within a substrate surface
JP2020136677A (en) 2019-02-20 2020-08-31 エーエスエム・アイピー・ホールディング・ベー・フェー Periodic accumulation method for filing concave part formed inside front surface of base material, and device
JP2020133004A (en) 2019-02-22 2020-08-31 エーエスエム・アイピー・ホールディング・ベー・フェー Base material processing apparatus and method for processing base material
US11742198B2 (en) 2019-03-08 2023-08-29 Asm Ip Holding B.V. Structure including SiOCN layer and method of forming same
KR20200108242A (en) 2019-03-08 2020-09-17 에이에스엠 아이피 홀딩 비.브이. Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door opener and substrate processing apparatus provided therewith
KR20200116855A (en) 2019-04-01 2020-10-13 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
US11447864B2 (en) 2019-04-19 2022-09-20 Asm Ip Holding B.V. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR20200130121A (en) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR20200130652A (en) 2019-05-10 2020-11-19 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP2020188255A (en) 2019-05-16 2020-11-19 エーエスエム アイピー ホールディング ビー.ブイ. Wafer boat handling device, vertical batch furnace, and method
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
TW202110587A (en) 2019-05-22 2021-03-16 荷蘭商Asm Ip 控股公司 Workpiece susceptor body and method for purging workpiece susceptor
KR20200141002A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Method of using a gas-phase reactor system including analyzing exhausted gas
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
KR20210005515A (en) 2019-07-03 2021-01-14 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP2021015791A (en) 2019-07-09 2021-02-12 エーエスエム アイピー ホールディング ビー.ブイ. Plasma device and substrate processing method using coaxial waveguide
CN112216646A (en) 2019-07-10 2021-01-12 Asm Ip私人控股有限公司 Substrate supporting assembly and substrate processing device comprising same
KR20210010307A (en) 2019-07-16 2021-01-27 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR20210010820A (en) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Methods of forming silicon germanium structures
KR20210010816A (en) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Radical assist ignition plasma system and method
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
TW202113936A (en) 2019-07-29 2021-04-01 荷蘭商Asm Ip私人控股有限公司 Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
CN112309899A (en) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 Substrate processing apparatus
CN112309900A (en) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 Substrate processing apparatus
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
CN112323048B (en) 2019-08-05 2024-02-09 Asm Ip私人控股有限公司 Liquid level sensor for chemical source container
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
JP2021031769A (en) 2019-08-21 2021-03-01 エーエスエム アイピー ホールディング ビー.ブイ. Production apparatus of mixed gas of film deposition raw material and film deposition apparatus
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR20210029090A (en) 2019-09-04 2021-03-15 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR20210029663A (en) 2019-09-05 2021-03-16 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process
TW202129060A (en) 2019-10-08 2021-08-01 荷蘭商Asm Ip控股公司 Substrate processing device, and substrate processing method
TW202115273A (en) 2019-10-10 2021-04-16 荷蘭商Asm Ip私人控股有限公司 Method of forming a photoresist underlayer and structure including same
KR20210045930A (en) 2019-10-16 2021-04-27 에이에스엠 아이피 홀딩 비.브이. Method of Topology-Selective Film Formation of Silicon Oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR20210047808A (en) 2019-10-21 2021-04-30 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
US11764101B2 (en) 2019-10-24 2023-09-19 ASM IP Holding, B.V. Susceptor for semiconductor substrate processing
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR20210054983A (en) 2019-11-05 2021-05-14 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR20210062561A (en) 2019-11-20 2021-05-31 에이에스엠 아이피 홀딩 비.브이. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
US11450529B2 (en) 2019-11-26 2022-09-20 Asm Ip Holding B.V. Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112951697A (en) 2019-11-26 2021-06-11 Asm Ip私人控股有限公司 Substrate processing apparatus
CN112885693A (en) 2019-11-29 2021-06-01 Asm Ip私人控股有限公司 Substrate processing apparatus
CN112885692A (en) 2019-11-29 2021-06-01 Asm Ip私人控股有限公司 Substrate processing apparatus
JP2021090042A (en) 2019-12-02 2021-06-10 エーエスエム アイピー ホールディング ビー.ブイ. Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
JP2021097227A (en) 2019-12-17 2021-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method of forming vanadium nitride layer and structure including vanadium nitride layer
US11527403B2 (en) 2019-12-19 2022-12-13 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
JP2021109175A (en) 2020-01-06 2021-08-02 エーエスエム・アイピー・ホールディング・ベー・フェー Gas supply assembly, components thereof, and reactor system including the same
KR20210095050A (en) 2020-01-20 2021-07-30 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
TW202129832A (en) 2020-01-21 2021-08-01 荷蘭商Asm Ip 控股公司 Susceptor with sidewall humps for uniform deposition and method of processing crystalline substrate
TW202130846A (en) 2020-02-03 2021-08-16 荷蘭商Asm Ip私人控股有限公司 Method of forming structures including a vanadium or indium layer
TW202146882A (en) 2020-02-04 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
TW202203344A (en) 2020-02-28 2022-01-16 荷蘭商Asm Ip控股公司 System dedicated for parts cleaning
US11876356B2 (en) 2020-03-11 2024-01-16 Asm Ip Holding B.V. Lockout tagout assembly and system and method of using same
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
CN113394086A (en) 2020-03-12 2021-09-14 Asm Ip私人控股有限公司 Method for producing a layer structure having a target topological profile
KR20210124042A (en) 2020-04-02 2021-10-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
TW202146689A (en) 2020-04-03 2021-12-16 荷蘭商Asm Ip控股公司 Method for forming barrier layer and method for manufacturing semiconductor device
TW202145344A (en) 2020-04-08 2021-12-01 荷蘭商Asm Ip私人控股有限公司 Apparatus and methods for selectively etching silcon oxide films
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
TW202146831A (en) 2020-04-24 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Vertical batch furnace assembly, and method for cooling vertical batch furnace
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
CN113555279A (en) 2020-04-24 2021-10-26 Asm Ip私人控股有限公司 Method of forming vanadium nitride-containing layers and structures including the same
KR20210134226A (en) 2020-04-29 2021-11-09 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
KR20210141379A (en) 2020-05-13 2021-11-23 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
TW202147383A (en) 2020-05-19 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus
KR20210145078A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
KR20210145080A (en) 2020-05-22 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Apparatus for depositing thin films using hydrogen peroxide
TW202201602A (en) 2020-05-29 2022-01-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
TW202218133A (en) 2020-06-24 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method for forming a layer provided with silicon
TW202217953A (en) 2020-06-30 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
KR20220010438A (en) 2020-07-17 2022-01-25 에이에스엠 아이피 홀딩 비.브이. Structures and methods for use in photolithography
TW202204662A (en) 2020-07-20 2022-02-01 荷蘭商Asm Ip私人控股有限公司 Method and system for depositing molybdenum layers
TW202212623A (en) 2020-08-26 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Method of forming metal silicon oxide layer and metal silicon oxynitride layer, semiconductor structure, and system
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
TW202229613A (en) 2020-10-14 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing material on stepped structure
TW202217037A (en) 2020-10-22 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Asm Ip私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
KR20220076343A (en) 2020-11-30 2022-06-08 에이에스엠 아이피 홀딩 비.브이. an injector configured for arrangement within a reaction chamber of a substrate processing apparatus
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
TW202231903A (en) 2020-12-22 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD1023959S1 (en) 2021-05-11 2024-04-23 Asm Ip Holding B.V. Electrode for substrate processing apparatus
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6113702A (en) * 1995-09-01 2000-09-05 Asm America, Inc. Wafer support system
US5761023A (en) * 1996-04-25 1998-06-02 Applied Materials, Inc. Substrate support with pressure zones having reduced contact area and temperature feedback
US6245152B1 (en) * 1996-07-05 2001-06-12 Super Silicon Crystal Research Institute Corp. Method and apparatus for producing epitaxial wafer
US5960555A (en) * 1996-07-24 1999-10-05 Applied Materials, Inc. Method and apparatus for purging the back side of a substrate during chemical vapor processing
TW524873B (en) * 1997-07-11 2003-03-21 Applied Materials Inc Improved substrate supporting apparatus and processing chamber
US5985033A (en) * 1997-07-11 1999-11-16 Applied Materials, Inc. Apparatus and method for delivering a gas
KR100523113B1 (en) * 2000-06-01 2005-10-19 동경 엘렉트론 주식회사 Single-substrate-processing apparatus for semiconductor process
US6634882B2 (en) * 2000-12-22 2003-10-21 Asm America, Inc. Susceptor pocket profile to improve process performance
US7033445B2 (en) * 2001-12-27 2006-04-25 Asm America, Inc. Gridded susceptor
US20030209326A1 (en) * 2002-05-07 2003-11-13 Mattson Technology, Inc. Process and system for heating semiconductor substrates in a processing chamber containing a susceptor

Also Published As

Publication number Publication date
WO2005043613A1 (en) 2005-05-12
US20050092439A1 (en) 2005-05-05

Similar Documents

Publication Publication Date Title
US20050092439A1 (en) Low/high temperature substrate holder to reduce edge rolloff and backside damage
US6709267B1 (en) Substrate holder with deep annular groove to prevent edge heat loss
KR100893909B1 (en) A method of manufacturing a substrate holder
US6776849B2 (en) Wafer holder with peripheral lift ring
US7070660B2 (en) Wafer holder with stiffening rib
US6596095B2 (en) Epitaxial silicon wafer free from autodoping and backside halo and a method and apparatus for the preparation thereof
US9184085B2 (en) Substrate supporting edge ring with coating for improved soak performance
EP2165358B1 (en) Susceptor for improving throughput and reducing wafer damage
EP1287188B1 (en) Epitaxial silicon wafer free from autodoping and backside halo
US20030209326A1 (en) Process and system for heating semiconductor substrates in a processing chamber containing a susceptor
US20100107974A1 (en) Substrate holder with varying density
KR100883285B1 (en) Assembly comprising heat distributing plate and edge support
CN111433891B (en) Method for depositing an epitaxial layer on the front side of a semiconductor wafer and device for carrying out the method
CN103811380B (en) Batch-type substrate-processing apparatus
KR20110087440A (en) Susceptor for manufacturing semiconductor and apparatus comprising thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

COP Corrected version of pamphlet

Free format text: PAGES 1/8-8/8, DRAWINGS, REPLACED BY NEW PAGES 1/7-7/7

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase