WO2004090622A1 - A liquid crystal display having double thin film transistor pixel structure - Google Patents

A liquid crystal display having double thin film transistor pixel structure Download PDF

Info

Publication number
WO2004090622A1
WO2004090622A1 PCT/CN2003/000258 CN0300258W WO2004090622A1 WO 2004090622 A1 WO2004090622 A1 WO 2004090622A1 CN 0300258 W CN0300258 W CN 0300258W WO 2004090622 A1 WO2004090622 A1 WO 2004090622A1
Authority
WO
WIPO (PCT)
Prior art keywords
liquid crystal
crystal display
pixel
switching transistor
gate
Prior art date
Application number
PCT/CN2003/000258
Other languages
French (fr)
Chinese (zh)
Inventor
Chu-Hung Tsai
Original Assignee
Quanta Display Inc.
Quanta Display Japan Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Quanta Display Inc., Quanta Display Japan Inc. filed Critical Quanta Display Inc.
Priority to AU2003236120A priority Critical patent/AU2003236120A1/en
Priority to PCT/CN2003/000258 priority patent/WO2004090622A1/en
Publication of WO2004090622A1 publication Critical patent/WO2004090622A1/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/13624Active matrix addressed cells having more than one switching element per pixel

Definitions

  • the invention provides a liquid crystal display with a double thin film transistor (TFT) pixel structure, particularly a liquid crystal display with high resolution and high display frequency.
  • TFT thin film transistor
  • Thin-film transistor liquid crystal displays mainly use thin-film transistors arranged in a matrix, and cooperate with electronic components such as appropriate capacitors and connection pads to drive liquid crystal pixels, thereby generating rich and beautiful images.
  • a conventional thin film transistor liquid crystal display basically includes a transparent substrate having a plurality of thin film transistors arranged in a plurality of groups, pixel electrodes ⁇ orthogonal scanning lines (scan or gate) line) and signal line (data or signal line), a filter (color filter), and the liquid crystal material filled between the transparent substrate and the filter, and supplemented with appropriate electronic components to drive the liquid crystal pixels to produce rich and beautiful Graphics.
  • TFT-LCD is widely used in portable information products such as notebook personal digital assistant (PDA) due to its thin and light appearance, low power consumption and no radiation pollution. It has even been gradually replaced. Trends in CRT monitors for traditional desktop computers.
  • PDA notebook personal digital assistant
  • FIG. 1 is a schematic diagram of a 1TT-LCD
  • FIG. 2A is a schematic diagram of an equivalent circuit of a pixel 20 in the prior art
  • FIG. 2B is a top view of a pixel 20 in the prior art.
  • a TFT-LCD 10 includes a scanning line driving circuit area 12, a signal line driving circuit area 14, and a pixel array area 16.
  • the pixel array area 16 further includes a plurality of pixels. (Not shown).
  • each pixel 20 disposed in the pixel array region 16 includes a liquid crystal cell filled with liquid crystal molecules (not shown). (liquid crystal unit, LC. unit) 22, and the liquid crystal cell 22 is electrically connected to a common counter electrode (CE) and a thin film transistor (TFT) 24.
  • a gate electrode 26 is electrically connected to the thin film transistor 24 is a scanning line G n
  • a source electrode 28 is electrically connected to a signal line S n
  • a drain electrode 32 is electrically connected to a pixel electrode (pixel electrode, not shown).
  • the pixel 20 further includes a storage capacitor SC (storage capacitor) electrically connected to the liquid crystal cell 22 and a common electrode, and a gate-drain capacitor GD (gate-drain capacitor) electrically connected to the gate 26 and the drain of the thin film transistor 24 32.
  • a storage capacitor SC storage capacitor
  • GD gate-drain capacitor
  • FIG. 3 is a schematic diagram of charging the pixel 20 of FIG. 2 in the prior art.
  • a first voltage pulse is first applied to the previous column of scanning lines G n ., According to its pulse timing, and then according to its pulse timing for the next period (next period). ) Is applied to the next column of scanning lines 0.
  • a second voltage pulse is also applied to the previous line of signal lines S n + 1 according to its pulse timing, and then according to its pulse. timing is applied on top of the next cycle line signal line S n.
  • the film The transistor 24 will be turned on (tum-on) to charge the pixel electrode (not shown), so as to raise the so-called pixel voltage, and then fill the liquid crystal in the liquid crystal cell (not shown) in the pixel 20 Molecules (not shown) are rotated to the desired angle to control the penetration of light.
  • the number of scanning lines and signal lines must be greatly increased.
  • the charging time of each pixel is relatively large. (Ton) will be shortened. Due to the rotation of the liquid crystal molecules, a certain amount of pixel voltage is required, that is, when the charging time is not enough for the pixel voltage to be large enough, a sufficient electric field cannot be provided to charge the liquid crystal. The molecules are rotated to the expected angle, which will seriously affect the penetration of light to each pixel and even cause defective products.
  • channel width channel width to channel length (W / L value)
  • FIG. 4 is a schematic diagram of a gate-drain capacitance generated by a thin film transistor 60 in a conventional liquid crystal display.
  • the gate 62 and the drain 64 of the thin film transistor 60 are conductive materials, and the gate 62 and the drain 64 are isolated by an insulating material (not shown), the gate of the thin film transistor 60 is The overlapped region 66 of 62 and drain 64 forms a parasitic gate-drain capacitance (GD), and when the ratio of the channel width to the channel length of the thin film transistor 60 is increased, The capacitance (Cgd) of the gate-drain capacitance is also increased.
  • GD parasitic gate-drain capacitance
  • the voltage applied to the liquid crystal cell 22 is the voltage difference between the common electrode CE and the pixel electrode (not shown).
  • the pixel The electrode (not shown) is not connected to any voltage source, so it is in a floating state. At this time, if there is any voltage change around the pixel electrode (not shown), this voltage change will be coupled to the parasitic capacitor.
  • the pixel electrode (not shown) changes its voltage so that the voltage applied to the liquid crystal cell 22 deviates from the originally set value. This voltage variation is called the feed-through voltage (V FD ), which can be expressed as:
  • V FD [C GD / (C LC + C SC + C GD )] * AV G. (1)
  • C se is the capacitance value of the storage capacitor SC
  • C is the capacitance value of the gate-drain capacitance of the thin film transistor 24
  • ⁇ V Q is applied to the scan The amplitude of the pulse voltage on the line. Therefore, when the ratio of the channel width to the channel length of the thin film transistor 60 is increased, the capacitance value of the gate-drain capacitance is also increased, thereby causing a change in the V FD value.
  • the current manufacturing process mostly divides the panel into several areas and exposes them in multiple times. In this case, each area is often aligned when the exposure is aligned. There will be different offsets, plus the effect of the channel width to channel length ratio being increased, it is quite easy to produce stitching defects, which will cause the final LCD to produce a shot mum phenomenon and become a manufacturing process. The last insurmountable obstacle.
  • the object of the present invention is to provide a liquid crystal display (two TFT pixel structure liquid crystal display, two TFT pixel structure LCD) with a double thin film transistor pixel structure, especially a high resolution and high display frequency. display frequency).
  • the liquid crystal display with high display frequency of the present invention includes at least one first scan line, at least one second scan line, at least one first signal line, at least one second signal line, and at least one pixel.
  • the pixel is electrically connected to the first scan line, the second scan line, the first signal line and the second signal line, and the pixel includes a liquid crystal molecule filled with a plurality of liquid crystal molecules.
  • a gate of the first switching transistor is electrically connected to the first scan line, a source is electrically connected to the first signal line, a drain is electrically connected to the pixel electrode; and a gate of the second switching transistor is Electrically connected to the second scan line, a source electrically connected to the second signal line, and a drain electrically connected to the pixel electrode.
  • the first switching transistor has a first channel length (L,) and a first channel width
  • the second switching transistor has a second channel length (L 2 ) and a second channel width (W 2 )
  • a ratio (W, / ⁇ ) of the first channel width to the first channel length is smaller than a ratio (W 2 / L 2 ) of the second channel width to the second channel length.
  • the liquid crystal display of the present invention uses an additional thin film transistor to charge the pixel electrode in advance when the previous line of scanning lines and the previous line of signal lines receive voltage pulses, and then receives the voltage pulses in the next line of scanning lines and the next line of signal lines. At this time, the pixel electrode continues to be charged, so that the pixel voltage rises to the expected voltage value, so not only the charging time of each pixel will change from T. n is increased to 2T. n , the picture quality of the display screen will not be affected, and no bright spots are allowed.
  • the method of the present invention does not have to be limited to the existing method of increasing the ratio of the channel width to the channel length of the thin film transistor in response to the specifications of high resolution and high display frequency.
  • the capacitance value of the gate-drain capacitor is not It will be increased, so the feed-through voltage (VFD) can be greatly reduced, and when the present invention is used in an actual production line, it can also effectively produce a high-resolution, high display frequency, wireless ripple (shot rnura). Size panel.
  • Figure 1 is a schematic diagram of a TFT-LCD.
  • FIG. 2A is a schematic diagram of an equivalent circuit of a pixel in the prior art.
  • FIG. 2B is a top view of a pixel in the prior art.
  • FIG. 3 is a schematic diagram of charging the pixel of FIG. 2 in the prior art.
  • FIG. 4 is a schematic diagram of a gate-drain capacitance generated by a thin film transistor in a conventional liquid crystal display.
  • FIG. 5A is a schematic diagram of an equivalent circuit of each pixel of the present invention.
  • FIG. 5B is a top view of each pixel of the present invention.
  • FIG. 6 is a schematic diagram of charging the pixel of FIG. 5 in the present invention. detailed description
  • FIG. 5A is a schematic diagram of an equivalent circuit of each pixel 100 according to the present invention
  • FIG. 5B is a top view of each pixel 100 according to the present invention.
  • each pixel 100 of the present invention includes a liquid crystal unit (LC unit) 102 filled with liquid crystal molecules (not shown) ⁇ a pixel electrode , Not shown), a first thin film transistor (first TFT) 104 and a second thin film transistor (second TFT) 106.
  • the liquid crystal cell 102 is electrically connected to a common counter electrode (CE), and both the first thin film transistor 104 and the second thin film transistor 106 are used as switches to control the pixel electrodes (not shown). Charging.
  • CE common counter electrode
  • the gate electrode 108 of the first thin film transistor 104 is electrically connected to the scan line G n4 in the previous column, the source 112 of the first thin film transistor 104 is electrically connected to the signal line S n + 1 in the previous row, and the drain of the first thin film transistor 104 114 is electrically connected to the pixel electrode (not shown); and a second gate electrode 118 is electrically connected to the thin film transistor 106 after a scanning line G n, the source of the second thin film transistor 106 is electrically connected to the line 122 signal line S n, The drain electrode 124 of the second thin film transistor 106 is electrically connected to a pixel electrode (not shown).
  • the first thin film transistor 104 has a first channel length (L and a first channel width (W)
  • the second thin film transistor 106 has a second channel length (L 2 ) and a second channel width (W 2 )
  • the ratio of the first channel width to the first channel length (WL,) Is smaller than the ratio (W 2 / L 2 ) of the second channel width to the second channel length.
  • the pixel 100 also includes at least one storage capacitor SC.
  • a common situation shown in FIG. 5A is a case where a storage capacitor SC is electrically connected to the liquid crystal cell 102 and a common electrode.
  • a first gate-drain capacitor (GD1) derived from an overlapping region (not shown) of the gate 108 and the drain 114 of the thin film transistor 104 is electrically connected to the gate 108 and the drain of the first thin film transistor 104 Electrode 114, and a second gate-drain capacitor GD2 (second gate-drain capacitor) derived from the overlap region (not shown) of gate 118 and drain 124 of second thin film transistor 106 is electrically connected to the second thin film The gate 118 and the drain 124 of the transistor 106.
  • One of the functions of the storage capacitor SC is to reduce the effect of the leakage current on the voltage of the liquid crystal cell 102, that is, to assist the liquid crystal cell 102 to store the charge, and the first gate-drain capacitor GDI and the second gate-drain capacitor GD2 is a parasitic capacitor.
  • FIG. 6 is a schematic diagram of charging the pixel 100 of FIG. 5 in the present invention.
  • a first voltage pulse is first applied to the scan line of the previous column according to its pulse time, and then is applied to the scan line of the next column G n in the next cycle according to its pulse timing.
  • a second voltage pulse is first applied to the signal line S n + 1 on the previous line according to its pulse timing, and then applied to the signal on the next line in the next period according to its pulse timing. on line S n.
  • the first thin film transistor 104 When the first voltage pulse and the second voltage pulse are simultaneously applied to the scan line and the signal line Sn + 1 , the first thin film transistor 104 will be turned on to charge the pixel electrode (not shown) ( charge) to raise the so-called pixel voltage to a certain level.
  • the second thin film transistor 106 When the first voltage pulse and the second voltage pulse are simultaneously applied to the scanning line G n and the signal line 8 ′, the second thin film transistor 106 will be turned on to continue to the pixel electrode (not shown). Charging causes the pixel voltage to continue to rise, thereby driving liquid crystal molecules (not shown) filled in the liquid crystal cell (not shown) in the pixel 100 to rotate to a desired angle to control the degree of light transmission.
  • the method of the present invention is equivalent to increasing the charging time of each pixel from Ton to 2Ton, and because the charging time of each pixel is stretched to twice, so under the requirements of high resolution, The display frequency of the invented liquid crystal display can be significantly increased.
  • the charging rate of the second thin film transistor 106 will be significantly greater than The charging rate of the first thin film transistor 104, and at the same time, because the entire charging time 2Ton is very short, the first and second voltage pulses are respectively applied to the previous row of scanning lines G n _ and the previous one of the signal lines S n + 1 .
  • the display quality of the display screen will not be deteriorated because the first thin film transistor 104 has been turned on and the pixel electrodes are precharged. .
  • the first thin film transistor 104 and the second thin film transistor 106 are both used to charge the pixel electrode (not shown), when one of the transistors fails, there is still another one that can be used for charging. Since the phenomenon of light defects is not generated, the yield can be effectively improved, and even zero defect products can be produced. Moreover, since the liquid crystal display of the present invention can use the first thin film transistor 104 for pre-charging, the charging time will be relatively lengthened. Therefore, the present invention does not need to be as general as the aforementioned prior art. The ratio of the channel width to the channel length (W 2 / L 2 ) of the transistor 106 is used to solve the problem that the luminance voltage cannot be reached.
  • the process of the present invention is also less prone to produce a shot mura phenomenon.
  • the liquid crystal display of the present invention utilizes the addition of a thin film transistor, the pixel electrodes are charged in advance when receiving voltage pulses in the previous line of scanning lines and the signal lines in the previous line, and then in the next line of scanning lines and the next line of signal lines. When the voltage pulse is received, the pixel electrode is continuously charged to increase the pixel voltage to the expected voltage value, which not only can increase the charging time, but also can keep the capacitance value of the gate-drain capacitor from being increased.
  • the present invention uses the addition of a thin film transistor to charge the pixel electrode in advance when the previous line of scanning lines and the previous line of signal lines receive voltage pulses, and then the next line of scanning lines and the next line of signals
  • the line receives the voltage pulse, it continues to charge the pixel electrode, so that the pixel voltage rises to the expected voltage value, so not only the charging time of each pixel will change from T. n is increased to 2T. ⁇ , the picture quality of the display screen will not be affected, and no bright spots are allowed.
  • the method of the present invention does not have to be limited to the existing method of increasing the ratio of the channel width to the channel length of the thin film transistor in response to the specifications of high resolution and high display frequency.
  • the capacitance value of the gate-drain capacitor is not It will be increased, so the feed-through voltage (VFD) can be greatly reduced, and when the present invention is used in an actual production line, it can also effectively produce a large-scale, high-resolution, high-frequency display, wireless shot mura (shot mura). Size panel.
  • Drain 66 overlap area

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

This invention provides a liquid crystal display having double thin film transistor pixel structure, comprising the first and second scanning lines, the first and second signal lines and pixels. The pixels comprise pixel electrodes, the first and the second transistors. Gate and source of the first and the second transistor are electrically connected to the first and the second scanning lines, the first and the second signal lines, respectively, drains of two of transistor are electrically connected to pixel electrodes. A ratio of channel width to its length of the first transistor is smaller than the ratios of the second transistors.

Description

一种双薄膜晶体管像素结构的液晶显示器 技术领域  Liquid crystal display with double thin film transistor pixel structure
本发明提供一种双薄膜晶体管 (TFT)像素结构的液晶显示器, 特别 是一种具有高分辨率以及高显示频率的液晶显示器。  The invention provides a liquid crystal display with a double thin film transistor (TFT) pixel structure, particularly a liquid crystal display with high resolution and high display frequency.
背景技术 Background technique
薄膜晶体管液晶显示器 (TFT-LCD), 主要是利用呈矩阵状排列的 薄膜晶体管, 再配合以适当的电容、 连接垫等电子组件来驱动液晶像 素, 进而产生丰富亮丽的图像。 传统的薄膜晶体管液晶显示器基本上 包含有一透明基板 (transparent substrate), 其上具有许多排列成多组的 薄膜晶体管、 像素电极 (pixel electrode)^ 互相垂直交错 (orthogonal)的扫 瞄线 (scan or gate line)以及讯号线 (data or signal line)、 一滤光板 (color filter), 以及填充于透明基板与滤光板之间的液晶材料, 并辅以适当的 电子组件来驱动液晶像素, 以产生丰富亮丽的图形。 由于 TFT-LCD具 有外型轻薄、 耗电量少以及无辐射污染等特性, 因此被广泛地应用在 笔记型计算机 (notebook) 个人数字助理 (PDA)等携带式信息产品上, 甚至已有逐渐取代传统桌上型计算机之 CRT监视器的趋势。  Thin-film transistor liquid crystal displays (TFT-LCDs) mainly use thin-film transistors arranged in a matrix, and cooperate with electronic components such as appropriate capacitors and connection pads to drive liquid crystal pixels, thereby generating rich and beautiful images. A conventional thin film transistor liquid crystal display basically includes a transparent substrate having a plurality of thin film transistors arranged in a plurality of groups, pixel electrodes ^ orthogonal scanning lines (scan or gate) line) and signal line (data or signal line), a filter (color filter), and the liquid crystal material filled between the transparent substrate and the filter, and supplemented with appropriate electronic components to drive the liquid crystal pixels to produce rich and beautiful Graphics. TFT-LCD is widely used in portable information products such as notebook personal digital assistant (PDA) due to its thin and light appearance, low power consumption and no radiation pollution. It has even been gradually replaced. Trends in CRT monitors for traditional desktop computers.
请参考图 1与图 2, 图 1为一 1TT-LCD示意图, 图 2A为现有技 术中一像素 20的等效电路示意图, 图 2B为现有技术中一像素 20的上 视图。 如图 1所示, 一 TFT-LCD 10包含有一扫描线驱动电路区 12、 一讯号线驱动电路区 14以及一像素阵列 (pixel array)区 16, 其中像素阵 列区 16内还包含有多个像素 (未显示)。  Please refer to FIGS. 1 and 2. FIG. 1 is a schematic diagram of a 1TT-LCD, FIG. 2A is a schematic diagram of an equivalent circuit of a pixel 20 in the prior art, and FIG. 2B is a top view of a pixel 20 in the prior art. As shown in FIG. 1, a TFT-LCD 10 includes a scanning line driving circuit area 12, a signal line driving circuit area 14, and a pixel array area 16. The pixel array area 16 further includes a plurality of pixels. (Not shown).
如图 2A与图 2B所示, 每一个设于像素阵列区 16内的像素 20均 包含有一填充有液晶分子 (liquid crystal molecules, 未显示)的液晶单元 (liquid crystal unit, LC . unit)22, 且液晶单元 22 电连接至一共通电极 (common counter electrode , CE)与一薄膜晶体管 (thin film transistor, TFT)24。 薄膜晶体管 24的一闸极 26电连接于一扫描线 Gn, 一源极 28 电连接于一讯号线 Sn, 一漏极 32电连接于一像素电极 (pixel electrode, 未显示)。 ft外, 像素 20还包含有一储存电容 SC(storage capacitor)电连 接液晶单元 22与共通电极, 一闸极-漏极电容 GD(gate-drain capacitor) 电连接薄膜晶体管 24的闸极 26与漏极 32。 其中, 储存电容 SC的功 用之一是减少漏电流对液晶单元 22的电压的影响, 亦即协助液晶单元 22储存电荷,而闸极-漏极电容 GD则为一寄生电容 (parasitic capacitor)。 As shown in FIG. 2A and FIG. 2B, each pixel 20 disposed in the pixel array region 16 includes a liquid crystal cell filled with liquid crystal molecules (not shown). (liquid crystal unit, LC. unit) 22, and the liquid crystal cell 22 is electrically connected to a common counter electrode (CE) and a thin film transistor (TFT) 24. A gate electrode 26 is electrically connected to the thin film transistor 24 is a scanning line G n, a source electrode 28 is electrically connected to a signal line S n, a drain electrode 32 is electrically connected to a pixel electrode (pixel electrode, not shown). In addition, the pixel 20 further includes a storage capacitor SC (storage capacitor) electrically connected to the liquid crystal cell 22 and a common electrode, and a gate-drain capacitor GD (gate-drain capacitor) electrically connected to the gate 26 and the drain of the thin film transistor 24 32. Among them, one of the functions of the storage capacitor SC is to reduce the influence of the leakage current on the voltage of the liquid crystal cell 22, that is, to assist the liquid crystal cell 22 to store electric charges, and the gate-drain capacitor GD is a parasitic capacitor.
请参考图 3, 图 3为现有技术中对图 2的像素 20充电的示意图。 如图 3所示, 一第一电压脉冲 (first voltage pulse)依照其脉冲时序 (time) 先被施加于前一列扫描线 Gn.,之上,再依照其脉冲时序于下一周期 (next period)被施加于后一列扫描线0„之上,同时间,一第二电压脉冲 (second voltage pulse)亦依照其脉冲时序先被施加于前一行讯号线 Sn+1之上, 再 依照其脉冲时序于下一周期被施加于后一行讯号线 Sn之上。 而当第一 电压脉冲以及第二电压脉冲被同时施加于后一列扫描线 Gn以及后一行 讯号线 8„之上时, 薄膜晶体管 24将被开启 (tum-on)以对像素电极 (未显 示)充电 (charge), 使所谓的像素电压 (pixel voltage)上升, 进而将像素 20 中填充于液晶单元 (未显示)内的液晶分子 (未显示)旋转 (rotate)至预期的 角度, 以控制光的穿透度。 Please refer to FIG. 3, which is a schematic diagram of charging the pixel 20 of FIG. 2 in the prior art. As shown in FIG. 3, a first voltage pulse is first applied to the previous column of scanning lines G n ., According to its pulse timing, and then according to its pulse timing for the next period (next period). ) Is applied to the next column of scanning lines 0. At the same time, a second voltage pulse is also applied to the previous line of signal lines S n + 1 according to its pulse timing, and then according to its pulse. timing is applied on top of the next cycle line signal line S n. when the first voltage pulse and the second voltage pulse is simultaneously applied to the scan line on the one line G n and the signal line 8 ', the film The transistor 24 will be turned on (tum-on) to charge the pixel electrode (not shown), so as to raise the so-called pixel voltage, and then fill the liquid crystal in the liquid crystal cell (not shown) in the pixel 20 Molecules (not shown) are rotated to the desired angle to control the penetration of light.
为因应高分辨率以及高显示频率的液晶显示器的规格要求, 扫描 线与讯号线的数量必需被大量增加, 而当扫描线与讯号线的数量被大 量增加时, 相对的每一个像素的充电时间 (Ton)将被缩短。 由于液晶分 子的旋转, 需要一定大小的像素电压, 也就是说, 当充电时间不足以 至于像素电压不够大时, 便无法提供足够的电场 (electric field)来将液晶 分子旋转至预期的角度, 这将严重影响光对各个像素的穿透度, 甚至 造成不良品。 In order to meet the specifications of high-resolution and high-display frequency liquid crystal displays, the number of scanning lines and signal lines must be greatly increased. When the number of scanning lines and signal lines is greatly increased, the charging time of each pixel is relatively large. (Ton) will be shortened. Due to the rotation of the liquid crystal molecules, a certain amount of pixel voltage is required, that is, when the charging time is not enough for the pixel voltage to be large enough, a sufficient electric field cannot be provided to charge the liquid crystal. The molecules are rotated to the expected angle, which will seriously affect the penetration of light to each pixel and even cause defective products.
现有技术中解决此种问题的方法提高薄膜晶体管的信道宽度 Methods for solving such problems in the prior art improve channel width of thin film transistors
(channel width)对信道长度 (channel length)的比值 (W/L value), 藉由提高 信道宽度对信道长度的比值以增加流过薄膜晶体管信道 (channel)内的电 流 (current), 使达到相同像素电压时所需的时间被縮短, 进而避免因为 充电时间不够所衍生的无法到达预期辉度电压的问题。 (channel width) to channel length (W / L value), by increasing the ratio of channel width to channel length to increase the current flowing in the thin film transistor channel (current), so that the same The time required for the pixel voltage is shortened, thereby avoiding the problem that the expected luminance voltage cannot be reached due to insufficient charging time.
然而, 引用这种解决方法的现有技术却会衍生出其它的问题。 请 参考图 4, 图 4为现有液晶显示器中薄膜晶体管 60产生闸极-漏极电容 的示意图。 如图 4所示, 由于薄膜晶体管 60的闸极 62以及漏极 64为 导电的材质,同时闸极 62与漏极 64之间被绝缘的材质 (未显示)所隔绝, 因此薄膜晶体管 60闸极 62与漏极 64的重叠区域 (overlapped region)66, 便形成了一个寄生的 (pamsitic)闸极-漏极电容 (GD), 而且当薄膜晶体管 60 的信道宽度对信道长度的比值被增加时, 闸极 -漏极电容的电容值 (Cgd)也会被增加。  However, the prior art that cited this solution has other problems. Please refer to FIG. 4. FIG. 4 is a schematic diagram of a gate-drain capacitance generated by a thin film transistor 60 in a conventional liquid crystal display. As shown in FIG. 4, since the gate 62 and the drain 64 of the thin film transistor 60 are conductive materials, and the gate 62 and the drain 64 are isolated by an insulating material (not shown), the gate of the thin film transistor 60 is The overlapped region 66 of 62 and drain 64 forms a parasitic gate-drain capacitance (GD), and when the ratio of the channel width to the channel length of the thin film transistor 60 is increased, The capacitance (Cgd) of the gate-drain capacitance is also increased.
请再参照回图 2可知,施加在液晶单元 22上的电压为共通电极 CE 与像素电极 (未显示)之间的电压差, 当薄膜晶体管 24 因充电完成而关 闭 (turn-off)时, 像素电极 (未显示)并未连接至任何电压源, 因而处在浮 动 (floating)状态, 此时像素电极 (未显示)的周围若有任何电压变动, 此 电压变动会透过寄生的电容而耦合至像素电极 (未显示), 并改变其电 压, 因而使得施加在液晶单元 22上的电压偏离原先设定的值。 而此电 压变动量称为馈通电压 (Feed-through voltage, VFD), 其可表示为: Please refer to FIG. 2 again, it can be known that the voltage applied to the liquid crystal cell 22 is the voltage difference between the common electrode CE and the pixel electrode (not shown). When the thin film transistor 24 is turned off due to the completion of charging, the pixel The electrode (not shown) is not connected to any voltage source, so it is in a floating state. At this time, if there is any voltage change around the pixel electrode (not shown), this voltage change will be coupled to the parasitic capacitor. The pixel electrode (not shown) changes its voltage so that the voltage applied to the liquid crystal cell 22 deviates from the originally set value. This voltage variation is called the feed-through voltage (V FD ), which can be expressed as:
VFD=[CGD/(CLC+CSC+CGD)]*AVG. (1) 其中, 方程式 (1)内的 为液晶单元 22的电容值, Cse为储存电 容 SC的电容值, C 为薄膜晶体管 24的闸极-漏极电容的电容值, Δ VQ则为施加于扫描线上的脉冲电压的振幅。 因此, 当薄膜晶体管 60 的信道宽度对信道长度的比值被增加时, 闸极-漏极电容的电容值也因 而被增加, 进而造成 VFD值的改变。 尤其是当制作大尺寸的液晶显示 器时, 由于面板太大, 现行制程大多是将面板分为好几个区域分次曝 光, 在这种情形之下, 每一区于曝光对准 (alignment)时往往会有不同的 偏移, 再加上信道宽度对信道长度比值被增加的效应, 便相当容易产 生线缺陷 (stitching defect), 使得最后完成的液晶显示器产生线波纹 (shot mum)的现象, 成为制程上一项难以克服的障碍。 V FD = [C GD / (C LC + C SC + C GD )] * AV G. (1) Among them, the capacitance value of the liquid crystal cell 22 in the equation (1), C se is the capacitance value of the storage capacitor SC, C is the capacitance value of the gate-drain capacitance of the thin film transistor 24, and Δ V Q is applied to the scan The amplitude of the pulse voltage on the line. Therefore, when the ratio of the channel width to the channel length of the thin film transistor 60 is increased, the capacitance value of the gate-drain capacitance is also increased, thereby causing a change in the V FD value. Especially when making a large-size liquid crystal display, because the panel is too large, the current manufacturing process mostly divides the panel into several areas and exposes them in multiple times. In this case, each area is often aligned when the exposure is aligned. There will be different offsets, plus the effect of the channel width to channel length ratio being increased, it is quite easy to produce stitching defects, which will cause the final LCD to produce a shot mum phenomenon and become a manufacturing process. The last insurmountable obstacle.
因此, 如何能发展出一种高分辨率以及高显示频率的液晶显示器, 不但能解决充电时间过短的问题, 又能避免因为闸极-漏极电容的电容 值被增加而造成的线波紋 (shot mura)现象, 便成为十分重要的课题。 发明内容  Therefore, how to develop a liquid crystal display with high resolution and high display frequency can not only solve the problem of too short charging time, but also avoid line ripple caused by the increase of the capacitance value of the gate-drain capacitor ( shot mura) phenomenon has become a very important issue. Summary of the Invention
本发明的目的是提供一种双薄膜晶体管像素结构的液晶显示器 (two TFT pixel structure liquid crystal display, two TFT pixel structure LCD), 尤指一种具有高分辨率 (high resolution)以及高显示频率 (high display frequency)的液晶显示器。  The object of the present invention is to provide a liquid crystal display (two TFT pixel structure liquid crystal display, two TFT pixel structure LCD) with a double thin film transistor pixel structure, especially a high resolution and high display frequency. display frequency).
本发明的具有高显示频率的液晶显示器包含有至少一第一扫描 线、 至少一第二扫描线、 至少一第一讯号线、 至少一第二讯号线以及 至少一像素。 在本发明的最佳实施例中, 该像素电连接于该第一扫描 线、 该第二扫描线、 该第一讯号线以及该第二讯号线, 且该像素包含 有一填充有多个液晶分子的液晶单元、 一像素电极、 一用以控制对该 像素电极充电的第一开关晶体管以及一用以控制对该像素电极充电的 第二开关晶体管。 该第一开关晶体管的一闸极电连接于该第一扫描线、 一源极电连接于该第一讯号线、 一漏极电连接于该像素电极; 且该第 二开关晶体管的一闸极电连接于该第二扫描线、 一源极电连接于该第 二讯号线、 一漏极电连接于该像素电极。 其中, 该第一开关晶体管具 有一第一信道长度 (L,)以及一第一信道宽度 该第二开关晶体管具 有一第二信道长度 (L2)以及一第二信道宽度 (W2), 且该第一信道宽度对 该第一信道长度的比值 (W,/^)小于该第二信道宽度对该第二信道长度 的比值 (W2/L2)。 The liquid crystal display with high display frequency of the present invention includes at least one first scan line, at least one second scan line, at least one first signal line, at least one second signal line, and at least one pixel. In a preferred embodiment of the present invention, the pixel is electrically connected to the first scan line, the second scan line, the first signal line and the second signal line, and the pixel includes a liquid crystal molecule filled with a plurality of liquid crystal molecules. Liquid crystal cell, a pixel electrode, a first switching transistor for controlling charging of the pixel electrode, and a The second switching transistor. A gate of the first switching transistor is electrically connected to the first scan line, a source is electrically connected to the first signal line, a drain is electrically connected to the pixel electrode; and a gate of the second switching transistor is Electrically connected to the second scan line, a source electrically connected to the second signal line, and a drain electrically connected to the pixel electrode. The first switching transistor has a first channel length (L,) and a first channel width, the second switching transistor has a second channel length (L 2 ) and a second channel width (W 2 ), and A ratio (W, / ^) of the first channel width to the first channel length is smaller than a ratio (W 2 / L 2 ) of the second channel width to the second channel length.
由于本发明的液晶显示器, 利用增加一个薄膜晶体管, 于前一列 扫描线以及前一行讯号线接收电压脉冲时, 便预先对像素电极充电, 然后再于后一列扫描线以及后一行讯号线接收电压脉冲时, 继续对像 素电极充电, 使像素电压上升至预期的电压值, 因此不仅每一个像素 的充电时间会从 T。n增加至 2T。n, 显示画面的画质也不会受影响, 同时 也不容产生辉点。 另外, 本发明方法不必受限于现有因应高分辨率与 高显示频率的规格要求而被迫采取提高薄膜晶体管的信道宽度对信道 长度比值的做法, 因此闸极 -漏极电容的电容值不会被增加, 故可大幅 降低馈通电压 (Feed-through voltage, VFD), 而且利用本发明于实际生产 线时, 亦可有效制作出具高分辨率、 高显示频率、 无线波紋 (shot rnura) 的大尺寸面板。 附图说明 Because the liquid crystal display of the present invention uses an additional thin film transistor to charge the pixel electrode in advance when the previous line of scanning lines and the previous line of signal lines receive voltage pulses, and then receives the voltage pulses in the next line of scanning lines and the next line of signal lines. At this time, the pixel electrode continues to be charged, so that the pixel voltage rises to the expected voltage value, so not only the charging time of each pixel will change from T. n is increased to 2T. n , the picture quality of the display screen will not be affected, and no bright spots are allowed. In addition, the method of the present invention does not have to be limited to the existing method of increasing the ratio of the channel width to the channel length of the thin film transistor in response to the specifications of high resolution and high display frequency. Therefore, the capacitance value of the gate-drain capacitor is not It will be increased, so the feed-through voltage (VFD) can be greatly reduced, and when the present invention is used in an actual production line, it can also effectively produce a high-resolution, high display frequency, wireless ripple (shot rnura). Size panel. BRIEF DESCRIPTION OF THE DRAWINGS
图 1为一 TFT-LCD的示意图。  Figure 1 is a schematic diagram of a TFT-LCD.
图 2A为现有技术中一像素的等效电路示意图。  FIG. 2A is a schematic diagram of an equivalent circuit of a pixel in the prior art.
图 2B为现有技术中一像素的上视图。  FIG. 2B is a top view of a pixel in the prior art.
图 3为现有技术中对图 2的像素充电的示意图。 图 4 为现有液晶显示器中薄膜晶体管产生闸极-漏极电容的示意 图。 FIG. 3 is a schematic diagram of charging the pixel of FIG. 2 in the prior art. FIG. 4 is a schematic diagram of a gate-drain capacitance generated by a thin film transistor in a conventional liquid crystal display.
图 5A为本发明的各个像素的等效电路示意图。  FIG. 5A is a schematic diagram of an equivalent circuit of each pixel of the present invention.
图 5B为本发明的各个像素的上视图。  FIG. 5B is a top view of each pixel of the present invention.
图 6为本发明中对图 5的像素充电的示意图。 具体实施方式  FIG. 6 is a schematic diagram of charging the pixel of FIG. 5 in the present invention. detailed description
请参考图 5, 图 5A为本发明的各个像素 100的等效电路示意图, 图 5B为本发明的各个像素 100的上视图。 如图 5A与图 5B所示, 本 发明的每一个像素 100 均包含有一填充有液晶分子 (liquid crystal molecules, 未显示)的液晶单元 (liquid crystal unit, LC unit) 102 ^ 一像素 电极 (pixel electrode,未显示)、一第一薄膜晶体管 (first thin film transistor, first TFT) 104以及一第二薄膜晶体管 (second thin film transistor, second TFT)106。 液晶单元 102 电连接至一共通电极(common counter electrode, CE), 而第一薄膜晶体管 104以及第二薄膜晶体管 106均用 来作为开关 (switch)之用, 以控制对像素电极 (未显示)的充电。 其中, 第一薄膜晶体管 104的闸极 108 电连接于前一列扫描线 Gn4, 第一薄 膜晶体管 104的源极 112电连接于前一行讯号线 Sn+1, 第一薄膜晶体管 104的漏极 114电连接于像素电极 (未显示); 而第二薄膜晶体管 106的 闸极 118电连接于后一列扫描线 Gn, 第二薄膜晶体管 106的源极 122 电连接于后一行讯号线 Sn, 第二薄膜晶体管 106的漏极 124电连接于 像素电极 (未显示)。 Please refer to FIG. 5, FIG. 5A is a schematic diagram of an equivalent circuit of each pixel 100 according to the present invention, and FIG. 5B is a top view of each pixel 100 according to the present invention. As shown in FIG. 5A and FIG. 5B, each pixel 100 of the present invention includes a liquid crystal unit (LC unit) 102 filled with liquid crystal molecules (not shown) ^ a pixel electrode , Not shown), a first thin film transistor (first TFT) 104 and a second thin film transistor (second TFT) 106. The liquid crystal cell 102 is electrically connected to a common counter electrode (CE), and both the first thin film transistor 104 and the second thin film transistor 106 are used as switches to control the pixel electrodes (not shown). Charging. The gate electrode 108 of the first thin film transistor 104 is electrically connected to the scan line G n4 in the previous column, the source 112 of the first thin film transistor 104 is electrically connected to the signal line S n + 1 in the previous row, and the drain of the first thin film transistor 104 114 is electrically connected to the pixel electrode (not shown); and a second gate electrode 118 is electrically connected to the thin film transistor 106 after a scanning line G n, the source of the second thin film transistor 106 is electrically connected to the line 122 signal line S n, The drain electrode 124 of the second thin film transistor 106 is electrically connected to a pixel electrode (not shown).
值得注意的是, 第一薄膜晶体管 104具有一第一信道长度 (L 以及 一第一信道宽度 (W , 第二薄膜晶体管 106具有一第二信道长度 (L2)以 及一第二信道宽度 (W2),且第一信道宽度对第一信道长度的比值 (W L,) 小于第二信道宽度对第二信道长度的比值 (W2/L2)。 此外, 像素 100 还 包含有至少一储存电容 SC(storage capacitor), 图 5A中所示的为一种常 见的情形, 即一储存电容 SC电连接液晶单元 102与共通电极的情形, 一由第一薄膜晶体管 104的闸极 108与漏极 114的重叠区域 (未显示)所 衍生的第一闸极-漏极电容 GDl(first gate-drain capacitor)电连接第一薄 膜晶体管 104的闸极 108与漏极 114, 以及一由第二薄膜晶体管 106的 闸极 118与漏极 124 的重叠区域 (未显示)所衍生的第二闸极-漏极电容 GD2(second gate-drain capacitor)电连接第二薄膜晶体管 106的闸极 118 与漏极 124。储存电容 SC的功用之一是用来减少漏电流对液晶单元 102 的电压的影响, 亦即协助液晶单元 102储存电荷, 而第一闸极-漏极电 容 GDI以及第二闸极-漏极电容 GD2均为寄生电容 (parasitic capacitor)。 It is worth noting that the first thin film transistor 104 has a first channel length (L and a first channel width (W), and the second thin film transistor 106 has a second channel length (L 2 ) and a second channel width (W 2 ), and the ratio of the first channel width to the first channel length (WL,) Is smaller than the ratio (W 2 / L 2 ) of the second channel width to the second channel length. In addition, the pixel 100 also includes at least one storage capacitor SC. A common situation shown in FIG. 5A is a case where a storage capacitor SC is electrically connected to the liquid crystal cell 102 and a common electrode. A first gate-drain capacitor (GD1) derived from an overlapping region (not shown) of the gate 108 and the drain 114 of the thin film transistor 104 is electrically connected to the gate 108 and the drain of the first thin film transistor 104 Electrode 114, and a second gate-drain capacitor GD2 (second gate-drain capacitor) derived from the overlap region (not shown) of gate 118 and drain 124 of second thin film transistor 106 is electrically connected to the second thin film The gate 118 and the drain 124 of the transistor 106. One of the functions of the storage capacitor SC is to reduce the effect of the leakage current on the voltage of the liquid crystal cell 102, that is, to assist the liquid crystal cell 102 to store the charge, and the first gate-drain capacitor GDI and the second gate-drain capacitor GD2 is a parasitic capacitor.
请参考图 6, 图 6为本发明中对图 5的像素 100充电的示意图。 如 图 6所示, 一第一电压脉冲依照其脉冲时序 (time)先被施加于前一列扫 描线 之上, 然后再依照其脉冲时序于下一周期被施加于后一列扫 描线 Gn之上, 同样地, 一第二电压脉冲 (second voltage pulse)亦依照其 脉冲时序先被施加于前一行讯号线 Sn+1之上, 然后再依照其脉冲时序 于下一周期被施加于后一行讯号线 Sn之上。 当第一电压脉冲以及第二 电压脉冲被同时施加于扫描线 以及讯号线 Sn+1之上时, 第一薄膜 晶体管 104将被开启 (turn-on)以对像素电极 (未显示)充电 (charge), 使所 谓的像素电压上升至一定的程度。 而当第一电压脉冲以及第二电压脉 冲被同时施加于扫描线 Gn以及讯号线 8„之上时, 第二薄膜晶体管 106 将被开启 (turn-on)以继续对像素电极 (未显示)充电 (charge), 使像素电压 继续上升, 进而推动像素 100中填充于液晶单元 (未显示)内的液晶分子 (未显示:)旋转 (rotate)至预期的角度, 以控制光的穿透度。 Please refer to FIG. 6, which is a schematic diagram of charging the pixel 100 of FIG. 5 in the present invention. As shown in FIG. 6, a first voltage pulse is first applied to the scan line of the previous column according to its pulse time, and then is applied to the scan line of the next column G n in the next cycle according to its pulse timing. Similarly, a second voltage pulse is first applied to the signal line S n + 1 on the previous line according to its pulse timing, and then applied to the signal on the next line in the next period according to its pulse timing. on line S n. When the first voltage pulse and the second voltage pulse are simultaneously applied to the scan line and the signal line Sn + 1 , the first thin film transistor 104 will be turned on to charge the pixel electrode (not shown) ( charge) to raise the so-called pixel voltage to a certain level. When the first voltage pulse and the second voltage pulse are simultaneously applied to the scanning line G n and the signal line 8 ′, the second thin film transistor 106 will be turned on to continue to the pixel electrode (not shown). Charging causes the pixel voltage to continue to rise, thereby driving liquid crystal molecules (not shown) filled in the liquid crystal cell (not shown) in the pixel 100 to rotate to a desired angle to control the degree of light transmission.
由于在第一薄膜晶体管 104被开启时, 像素 100便已经开始被充 电, 换句话说, 当第一电压脉冲被施加于前一列扫描线 之上, 与 前一行讯号线 Sn+1之上时, 像素电压便已经开始上升至一特定值, 而 当第二电压脉冲被施加于后一列扫描线 Gn之上, 与后一行讯号线 Sn Z, 上时, 像素电压便很容易并快速地上升至预期的电压值。 换句话说, 本发明的作法, 相当于是将每一个像素的充电时间从 Ton增加至 2Ton, 而因为每一个像素的充电时间均被拉长成为两倍, 故于高分辨率的要 求下, 本发明液晶显示器的显示频率将可以明显被提高。 此外, 由于 第一信道宽度对第一信道长度的比值 小于第二信道宽度对第二 信道长度的比值 (W2/L2), 所以第二薄膜晶体管 106的充电速率 (charging rate)将明显大于第一薄膜晶体管 104 的充电速率, 同时由于整个充电 时间 2Ton非常的短暂, 因此在第一与第二电压脉冲分别施加于前一列 扫描线 Gn_,与前一行讯号线 Sn+1的预冲阶段 (pre pump stage)时, 显示画 面的画质 (display quality)将不会因为第一薄膜晶体管 104已被开启并对 像素电极做预充而变差。 . Because when the first thin film transistor 104 is turned on, the pixel 100 has already been charged. In other words, when the first voltage pulse is applied to the previous row of scanning lines and the previous row of signal lines S n + 1 , the pixel voltage has begun to rise to a specific value, and when the second voltage after the pulse is applied to a scanning line on G n, and the row signal lines S n Z, when the pixel voltage will easily and quickly elevated up to the desired voltage value. In other words, the method of the present invention is equivalent to increasing the charging time of each pixel from Ton to 2Ton, and because the charging time of each pixel is stretched to twice, so under the requirements of high resolution, The display frequency of the invented liquid crystal display can be significantly increased. In addition, since the ratio of the first channel width to the first channel length is smaller than the ratio of the second channel width to the second channel length (W 2 / L 2 ), the charging rate of the second thin film transistor 106 will be significantly greater than The charging rate of the first thin film transistor 104, and at the same time, because the entire charging time 2Ton is very short, the first and second voltage pulses are respectively applied to the previous row of scanning lines G n _ and the previous one of the signal lines S n + 1 . During the pre pump stage, the display quality of the display screen will not be deteriorated because the first thin film transistor 104 has been turned on and the pixel electrodes are precharged. .
另外, 值得注意的是, 因为第一薄膜晶体管 104 以及第二薄膜晶 体管 106均用来对像素电极 (未显示)充电, 故当其中有一颗晶体管故障 时, 仍有另外一颗可以用来充电, 而不至于有辉点 (light defect)的现象 产生, 故可有效提高良率, 甚至能制作出零缺陷 (zero defect)的产品。 而且本发明的液晶显示器更因为可以利用第一薄膜晶体管 104来做预 充, 所以充电的时间将相对地被拉长, 因此本发明不必像前述的现有 技术一般, 需藉由提高第二薄膜晶体管 106 的信道宽度对信道长度的 比值 (W2/L2)来解决达不到辉度电压的问题, 如此一来, 不仅闸极 118 与漏极 124重叠部份所形成的第二闸极-漏极电容 GD2的电容值 (Cgd2) 不会被增加以降低馈通电压 (Feed-through voltage, VFD), 相对而言, 本 发明制程上也较不容易产生线波纹 (shot mura)的现象。 简而言之, 由于本发明的液晶显示器利用增加一个薄膜晶体管, 于前一列扫描线以及前一行讯号线接收电压脉冲时, 便预先对像素电 极充电, 再于后一列扫描线以及后一行讯号线接收电压脉冲时, 继续 对像素电极充电, 使像素电压上升至预期的电压值, 不但可以增加充 电时间, 又可以保持闸极 -漏极电容的电容值不被增加。 In addition, it is worth noting that because the first thin film transistor 104 and the second thin film transistor 106 are both used to charge the pixel electrode (not shown), when one of the transistors fails, there is still another one that can be used for charging. Since the phenomenon of light defects is not generated, the yield can be effectively improved, and even zero defect products can be produced. Moreover, since the liquid crystal display of the present invention can use the first thin film transistor 104 for pre-charging, the charging time will be relatively lengthened. Therefore, the present invention does not need to be as general as the aforementioned prior art. The ratio of the channel width to the channel length (W 2 / L 2 ) of the transistor 106 is used to solve the problem that the luminance voltage cannot be reached. In this way, not only the second gate formed by the overlap of the gate 118 and the drain 124 -The capacitance value (Cgd2) of the drain capacitor GD2 will not be increased to reduce the feed-through voltage (VFD), and relatively speaking, the process of the present invention is also less prone to produce a shot mura phenomenon. . In short, since the liquid crystal display of the present invention utilizes the addition of a thin film transistor, the pixel electrodes are charged in advance when receiving voltage pulses in the previous line of scanning lines and the signal lines in the previous line, and then in the next line of scanning lines and the next line of signal lines. When the voltage pulse is received, the pixel electrode is continuously charged to increase the pixel voltage to the expected voltage value, which not only can increase the charging time, but also can keep the capacitance value of the gate-drain capacitor from being increased.
相较于现有技术, 本发明乃是利用增加一个薄膜晶体管, 于前一 列扫描线以及前一行讯号线接收电压脉冲时, 便预先对像素电极充电, 然后再于后一列扫描线以及后一行讯号线接收电压脉冲时, 继续对像 素电极充电, 使像素电压上升至预期的电压值, 因此不仅每一个像素 的充电时间会从 T。n增加至 2Τ。Π, 显示画面的画质也不会受影响, 同时 也不容产生辉点。 另外, 本发明方法不必受限于现有因应高分辨率与 高显示频率的规格要求而被迫采取提高薄膜晶体管的信道宽度对信道 长度比值的做法, 因此闸极 -漏极电容的电容值不会被增加, 故可大幅 降低馈通电压 (Feed-through voltage, VFD), 而且利用本发明于实际生产 线时, 亦可有效制作出具高分辨率、 高显示频率、 无线波纹 (shot mura) 的大尺寸面板。 Compared with the prior art, the present invention uses the addition of a thin film transistor to charge the pixel electrode in advance when the previous line of scanning lines and the previous line of signal lines receive voltage pulses, and then the next line of scanning lines and the next line of signals When the line receives the voltage pulse, it continues to charge the pixel electrode, so that the pixel voltage rises to the expected voltage value, so not only the charging time of each pixel will change from T. n is increased to 2T. Π , the picture quality of the display screen will not be affected, and no bright spots are allowed. In addition, the method of the present invention does not have to be limited to the existing method of increasing the ratio of the channel width to the channel length of the thin film transistor in response to the specifications of high resolution and high display frequency. Therefore, the capacitance value of the gate-drain capacitor is not It will be increased, so the feed-through voltage (VFD) can be greatly reduced, and when the present invention is used in an actual production line, it can also effectively produce a large-scale, high-resolution, high-frequency display, wireless shot mura (shot mura). Size panel.
以上所述仅为本发明的较佳实施例, 凡依本发明申请专利范围所 做的均等变化与修饰, 皆应属本发明专利的涵盖范围。 附图标记说明  The above description is only the preferred embodiments of the present invention, and any equivalent changes and modifications made in accordance with the scope of the patent application of the present invention shall fall within the scope of the patent of the present invention. Reference Signs
10TFT-LCD 12 扫描线驱动电路区  10TFT-LCD 12 scan line driver circuit area
14讯号线驱动电路区 16 像素阵列区  14 signal line driver circuit area 16 pixel array area
20像素 22 液晶单元  20 pixels 22 LCD
24薄膜晶体管 26 闸极  24 thin film transistor 26 gate
28源极 32漏极 薄膜晶体管 62 闸极 28 source 32 drain Thin film transistor 62 gate
漏极 66 重叠区域Drain 66 overlap area
0 像素 102液晶单元 0 pixel 102 LCD cell
第一薄膜晶体管 106第二薄膜晶8 闸极 112源极  First thin film transistor 106 Second thin film crystal 8 Gate 112 Source
漏极 118闸极  Drain 118 Gate
源极 124漏极  Source 124 Drain

Claims

1.一种具有高显示频率的液晶显示器, 其包含有: 至少一第一扫描线; 1. A liquid crystal display with a high display frequency, comprising: at least one first scanning line;
至少一第二扫描线;  At least one second scan line;
至少一第一讯号线;  At least one first signal line;
 Right
至少一第二讯号线; 以及  At least one second signal line; and
至少一像素, 该像素电连接于该第一扫描线、 该第二扫描线、 该 第一讯号线以及该第二讯号线, 且该像素包含有:  At least one pixel, the pixel is electrically connected to the first scan line, the second scan line, the first signal line, and the second signal line, and the pixel includes:
一填充有多个液晶分子的液晶单元;求  A liquid crystal cell filled with a plurality of liquid crystal molecules;
一像素电极;  A pixel electrode
一用以控制对该像素电极充电的第一开关晶体管, 且该第一开 关晶体管的一闸极电连接于该第一扫描线、 一源极电连接于该第一讯 号线、 一漏极电连接于该像素电极; 以及  A first switching transistor for controlling charging of the pixel electrode, and a gate of the first switching transistor is electrically connected to the first scanning line, a source is electrically connected to the first signal line, and a drain is electrically connected. Connected to the pixel electrode; and
一用以控制对该像素电极充电的第二开关晶体管, 且该第二开关 晶体管的一闸极电连接于该第二扫描线、 一源极电连接于该第二讯号 线、 一漏极电连接于该像素电极;  A second switching transistor for controlling charging of the pixel electrode, and a gate of the second switching transistor is electrically connected to the second scanning line, a source is electrically connected to the second signal line, and a drain is electrically connected. Connected to the pixel electrode;
其中该第一开关晶体管具有一第一信道长度 (L 以及一第一信道宽 度 该第二开关晶体管具有一第二信道长度 (L2)以及一第二信道宽 度 (W2), 且该第一信道宽度对该第一信道长度的比值 (Wi/LJ小于该第 二信道宽度对该第二信道长度的比值 (W2/L2)。 The first switching transistor has a first channel length (L and a first channel width), the second switching transistor has a second channel length (L 2 ) and a second channel width (W 2 ), and the first The ratio of the channel width to the first channel length (Wi / LJ is smaller than the ratio of the second channel width to the second channel length (W 2 / L 2 ).
2. 如权利要求 1 所示的液晶显示器, 其特征在于, 当一第.一电压 脉冲被施加于该第一扫描线以及 第二电压脉冲被施加于该第一讯号 线时, 该第一开关晶体管将被开启以对该像素电极充电。  2. The liquid crystal display as claimed in claim 1, wherein when a first voltage pulse is applied to the first scan line and a second voltage pulse is applied to the first signal line, the first switch The transistor will be turned on to charge the pixel electrode.
3. 如权利要求 2所示的液晶显示器, 其特征在于, 在该第一扫描 线接收该第一电压脉冲之后, 该第二扫描线依照该第一电压脉冲的时 序于下一周期接收该第一电压脉冲, 并且于该第一讯号线接收该第二 电压脉冲之后, 该第二讯号线依照该第二电压脉冲的时序于下一周期 接收该第二电压脉冲。 3. The liquid crystal display as claimed in claim 2, wherein, during the first scanning After the line receives the first voltage pulse, the second scan line receives the first voltage pulse in the next cycle in accordance with the timing of the first voltage pulse, and after the first signal line receives the second voltage pulse, the first The two signal lines receive the second voltage pulse in the next cycle according to the timing of the second voltage pulse.
4. 如权利要求 3 所示的液晶显示器, 其特征在于, 当该第一电压 脉冲被施加于该第二扫描线以及该第二电压脉冲被施加于该第二讯号 线时, 该第二开关晶体管将被开启以对该像素电极充电。  4. The liquid crystal display of claim 3, wherein when the first voltage pulse is applied to the second scan line and the second voltage pulse is applied to the second signal line, the second switch The transistor will be turned on to charge the pixel electrode.
5.如权利要求 1 所示的液晶显示器, 其特征在于, 所述液晶显示 器为一双薄膜晶体管像素结构的液晶显示器。  The liquid crystal display of claim 1, wherein the liquid crystal display is a liquid crystal display with a double thin film transistor pixel structure.
6. 如权利要求 1 所示的液晶显示器, 其特征在于, 该第一开关晶 体管的该闸极与该漏极之间具有一第一重叠区域, 且该第二开关晶体 管的该闸极与该漏极之间具有一第二重叠区域。  6. The liquid crystal display as claimed in claim 1, wherein a first overlapping region is provided between the gate and the drain of the first switching transistor, and the gate and the second switching transistor of the first switching transistor have a first overlapping region. There is a second overlapping region between the drains.
7.如权利要求 6 所示的液晶显示器, 其特征在于, 该第一重叠区 域造成一第一开关晶体管的该闸极与该漏极间的寄生电容, 该第二重 叠区域造成一第二开关晶体管的该闸极与该漏极间的寄生电容。  The liquid crystal display of claim 6, wherein the first overlapping region causes a parasitic capacitance between the gate and the drain of a first switching transistor, and the second overlapping region causes a second switch Parasitic capacitance between the gate and the drain of the transistor.
8.如权利要求 1 所示的液晶显示器, 其特征在于, 该第一开关晶 体管以及该第二开关晶体管均用以对该像素电极充电, 以推动该液晶 单元内的各该液晶分子的旋转。  The liquid crystal display of claim 1, wherein the first switching transistor and the second switching transistor are both used to charge the pixel electrode to promote the rotation of the liquid crystal molecules in the liquid crystal cell. 9.
9.如权利要求 1 所示的液晶显示器, 其特征在于, 该第一信道宽 度对该第一信道长度的比值小于该第二信道宽度对该第二信道长度的 比值, 以使该第二开关晶体管的充电速率大于该第一开关晶体管的充 电速率。  The liquid crystal display of claim 1, wherein a ratio of the first channel width to the first channel length is smaller than a ratio of the second channel width to the second channel length, so that the second switch The charging rate of the transistor is greater than the charging rate of the first switching transistor.
10. 如权利要求 1所示的液晶显示器, 其特征在于, 该像素另包 含有至少一储存电容, 用以协助该液晶单元储存电荷。  10. The liquid crystal display of claim 1, wherein the pixel further comprises at least one storage capacitor to assist the liquid crystal cell to store electric charges.
PCT/CN2003/000258 2003-04-11 2003-04-11 A liquid crystal display having double thin film transistor pixel structure WO2004090622A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003236120A AU2003236120A1 (en) 2003-04-11 2003-04-11 A liquid crystal display having double thin film transistor pixel structure
PCT/CN2003/000258 WO2004090622A1 (en) 2003-04-11 2003-04-11 A liquid crystal display having double thin film transistor pixel structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2003/000258 WO2004090622A1 (en) 2003-04-11 2003-04-11 A liquid crystal display having double thin film transistor pixel structure

Publications (1)

Publication Number Publication Date
WO2004090622A1 true WO2004090622A1 (en) 2004-10-21

Family

ID=33136774

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2003/000258 WO2004090622A1 (en) 2003-04-11 2003-04-11 A liquid crystal display having double thin film transistor pixel structure

Country Status (2)

Country Link
AU (1) AU2003236120A1 (en)
WO (1) WO2004090622A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1773601B (en) * 2004-11-12 2010-05-05 三星电子株式会社 Display device and driving method
US7869676B2 (en) 2005-11-10 2011-01-11 Chimei Innolux Corporation Liquid crystal display panel with dual-TFTs pixel units having different TFT channel width/length ratios
CN102034422A (en) * 2010-12-14 2011-04-27 友达光电股份有限公司 Display device driving method and display device
US8810606B2 (en) 2004-11-12 2014-08-19 Samsung Display Co., Ltd. Display device and driving method thereof
TWI471638B (en) * 2007-10-19 2015-02-01 Semiconductor Energy Lab Display device, driving method thereof, and electronic device using the display device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1089041A (en) * 1992-12-30 1994-07-06 株式会社金星社 Active matrix for liquid crystal displays
CN1278073A (en) * 1999-06-04 2000-12-27 权五敬 Liquid crystal display
CN1346450A (en) * 1999-12-03 2002-04-24 三菱电机株式会社 Liquid crystal display

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1089041A (en) * 1992-12-30 1994-07-06 株式会社金星社 Active matrix for liquid crystal displays
CN1278073A (en) * 1999-06-04 2000-12-27 权五敬 Liquid crystal display
CN1346450A (en) * 1999-12-03 2002-04-24 三菱电机株式会社 Liquid crystal display

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1773601B (en) * 2004-11-12 2010-05-05 三星电子株式会社 Display device and driving method
US8810606B2 (en) 2004-11-12 2014-08-19 Samsung Display Co., Ltd. Display device and driving method thereof
US9058787B2 (en) 2004-11-12 2015-06-16 Samsung Display Co., Ltd. Display device and driving method thereof
US9390669B2 (en) 2004-11-12 2016-07-12 Samsung Display Co., Ltd. Display device and driving method thereof
US7869676B2 (en) 2005-11-10 2011-01-11 Chimei Innolux Corporation Liquid crystal display panel with dual-TFTs pixel units having different TFT channel width/length ratios
TWI471638B (en) * 2007-10-19 2015-02-01 Semiconductor Energy Lab Display device, driving method thereof, and electronic device using the display device
CN102034422A (en) * 2010-12-14 2011-04-27 友达光电股份有限公司 Display device driving method and display device

Also Published As

Publication number Publication date
AU2003236120A8 (en) 2004-11-01
AU2003236120A1 (en) 2004-11-01

Similar Documents

Publication Publication Date Title
TWI288912B (en) Driving method for a liquid crystal display
US6914588B2 (en) Two TFT pixel structure liquid crystal display
RU2635068C1 (en) Excitation scheme and method for exciting liquid crystal panel and liquid crystal display
US8248336B2 (en) Liquid crystal display device and operating method thereof
JP4359631B2 (en) Method and apparatus for driving liquid crystal display device
US8441424B2 (en) Liquid crystal display device and method of driving the same
US20040085503A1 (en) In-plane switching mode liquid crystal display device
KR100893488B1 (en) Liquid crystal display device
JP4902010B2 (en) Liquid crystal device
US11482184B2 (en) Row drive circuit of array substrate and display device
WO2015067064A1 (en) Array substrate and drive method thereof, and display apparatus
US10283067B2 (en) GOA driving circuit and LCD
US20060152470A1 (en) Liquid crystal display device and method of driving the same
CN109523970A (en) Display module and display device
WO2020113647A1 (en) Display panel, driving method and display apparatus
US8411013B2 (en) Active matrix liquid crystal display device and driving method with overlapping write periods
US11462187B2 (en) Row drive circuit of array substrate and display device
KR20040021384A (en) array substrate of liquid crystal panel for liquid crystal display
JP2004145346A (en) Liquid crystal display device and method for manufacturing the same
US7728804B2 (en) Liquid crystal display device and driving method thereof
TWI325131B (en) Driving circuit of electro-optical device, electro-optical device having driving circuit, and electronic apparatus
WO2019037339A1 (en) Liquid crystal display apparatus and drive method therefor
WO2004090622A1 (en) A liquid crystal display having double thin film transistor pixel structure
KR100801416B1 (en) Circuit for sharing gate line and data line of Thin Film Transistor-Liquid Crystal Display panel and driving method for the same
JPH11352521A (en) Liquid crystal display device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP