WO2003038623A3 - Prozessor-speicher-system - Google Patents

Prozessor-speicher-system Download PDF

Info

Publication number
WO2003038623A3
WO2003038623A3 PCT/DE2002/003022 DE0203022W WO03038623A3 WO 2003038623 A3 WO2003038623 A3 WO 2003038623A3 DE 0203022 W DE0203022 W DE 0203022W WO 03038623 A3 WO03038623 A3 WO 03038623A3
Authority
WO
WIPO (PCT)
Prior art keywords
processor
memory system
memory unit
memory
data bus
Prior art date
Application number
PCT/DE2002/003022
Other languages
English (en)
French (fr)
Other versions
WO2003038623A2 (de
Inventor
Ruediger Pott
Original Assignee
Infineon Technologies Ag
Ruediger Pott
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag, Ruediger Pott filed Critical Infineon Technologies Ag
Publication of WO2003038623A2 publication Critical patent/WO2003038623A2/de
Publication of WO2003038623A3 publication Critical patent/WO2003038623A3/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Die Erfindung bezieht sich auf ein Prozessor-Speicher-System (1), welches einen Prozessor (2), einen Datenbus (3) und eine Speichereinheit umfasst. Die Speichereinheit weist eine Mehrzahl von Arbeitsspeichern (4, 5, 6) und eine Mehrzahl von Cache-Speichern (7, 8) auf. Den Arbeitsspeichern (4, 6) ist zumindest teilweise jeweils ein Cache-Speicher (7, 8) zugeordnet. Der Datenbus (3) ist zwischen dem Prozessor (2) und der Speichereinheit angeordnet.
PCT/DE2002/003022 2001-10-19 2002-08-19 Prozessor-speicher-system WO2003038623A2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10151733.5 2001-10-19
DE10151733A DE10151733A1 (de) 2001-10-19 2001-10-19 Prozessor-Speicher-System

Publications (2)

Publication Number Publication Date
WO2003038623A2 WO2003038623A2 (de) 2003-05-08
WO2003038623A3 true WO2003038623A3 (de) 2003-10-09

Family

ID=7703098

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2002/003022 WO2003038623A2 (de) 2001-10-19 2002-08-19 Prozessor-speicher-system

Country Status (2)

Country Link
DE (1) DE10151733A1 (de)
WO (1) WO2003038623A2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10860491B2 (en) * 2019-05-03 2020-12-08 Mediate Inc. Cache management method using object-oriented manner and associated microcontroller

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2627298A1 (fr) * 1988-02-16 1989-08-18 Sun Microsystems Inc Systeme informatique a antememoire et procede pour acceder a des donnees dans un tel systeme
US5696929A (en) * 1995-10-03 1997-12-09 Intel Corporation Flash EEPROM main memory in a computer system
EP0843261A2 (de) * 1996-11-18 1998-05-20 Nec Corporation Speichersystem mit virtuellen Kanälen
US5936971A (en) * 1989-04-13 1999-08-10 Sandisk Corporation Multi-state flash EEprom system with cache memory

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69130967T2 (de) * 1990-08-06 1999-10-21 Ncr International, Inc. Rechnerspeicheranordnung

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2627298A1 (fr) * 1988-02-16 1989-08-18 Sun Microsystems Inc Systeme informatique a antememoire et procede pour acceder a des donnees dans un tel systeme
US5936971A (en) * 1989-04-13 1999-08-10 Sandisk Corporation Multi-state flash EEprom system with cache memory
US5696929A (en) * 1995-10-03 1997-12-09 Intel Corporation Flash EEPROM main memory in a computer system
EP0843261A2 (de) * 1996-11-18 1998-05-20 Nec Corporation Speichersystem mit virtuellen Kanälen

Also Published As

Publication number Publication date
WO2003038623A2 (de) 2003-05-08
DE10151733A1 (de) 2003-04-30

Similar Documents

Publication Publication Date Title
IL131657A0 (en) Computer cache memory windowing
EP0637800A3 (de) Datenprozessor mit Cache-Speicher.
GB2349965A (en) Memory module including a memory module controller
GB2322209B (en) Computer system having shared address space among multiple virtual address spaces
HK1041534A1 (en) Recovering data from one or more failed caches
CA2432113A1 (en) Method and apparatus for multilevel translation and protection table
GB2345987B (en) Memory control within data processing systems
EP0840234A3 (de) Programmierbares verteiltes Speichersystem und -verfahren
EP0795820A3 (de) Puffersteuerung zum Vorausholen von Befehlen
WO1998030969A3 (en) Dma device with local page table
DE69503056D1 (de) Selbstkonfigurierendes rechnersystem
EP0824239A3 (de) Sekundärkanal für ein Fibre-Channel-Systemschnittstellenbus
DE69920646D1 (de) Personalrechnersystem
HK1028459A1 (en) Direct memory access (dma) transactions on a low pin count bus.
EP1276045A3 (de) Clustersystem, -rechner und -programm
AU2003246991A1 (en) Improved inter-processor communication system for communication between processors
WO2002093287A3 (de) Verfahren, mikroprozessorsystem für sicherheitskritische regelungen und dessen verwendung
WO2000013185A3 (de) Speichersystem
CA2385079A1 (en) Parallel computer architecture, and information processing unit using the architecture
CA2097874A1 (en) Programmable microprocessor booting technique using fifo memory
EP1035477A3 (de) Cachespeicher und System
IL131329A0 (en) Non-uniform memory access (numa) data processing system that decreases latency by expediting rerun requests
WO2003038623A3 (de) Prozessor-speicher-system
GB2382674B (en) Data access in a processor
GB2345770B (en) Data processing memory system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): DE DK FI FR GB IT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP