WO2002033565A3 - Structure d'interconnexion adaptable autorisant un traitement parallele et l'acces a une memoire parallele - Google Patents
Structure d'interconnexion adaptable autorisant un traitement parallele et l'acces a une memoire parallele Download PDFInfo
- Publication number
- WO2002033565A3 WO2002033565A3 PCT/US2001/050543 US0150543W WO0233565A3 WO 2002033565 A3 WO2002033565 A3 WO 2002033565A3 US 0150543 W US0150543 W US 0150543W WO 0233565 A3 WO0233565 A3 WO 0233565A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- parallel
- several
- memory access
- interconnect structure
- processors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17356—Indirect interconnection networks
- G06F15/17368—Indirect interconnection networks non hierarchical topologies
- G06F15/17375—One dimensional, e.g. linear array, ring
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2002229127A AU2002229127A1 (en) | 2000-10-19 | 2001-10-19 | Scaleable interconnect structure for parallel computing and parallel memory access |
JP2002536883A JP4128447B2 (ja) | 2000-10-19 | 2001-10-19 | 並列演算及び並列メモリーアクセスのためのスケーラブルなインターコネクト構造 |
CA2426422A CA2426422C (fr) | 2000-10-19 | 2001-10-19 | Structure d'interconnexion adaptable autorisant un traitement parallele et l'acces a une memoire parallele |
EP01987920A EP1360595A2 (fr) | 2000-10-19 | 2001-10-19 | Structure d'interconnexion adaptable autorisant un traitement parallele et l'acces a une memoire parallele |
MXPA03003528A MXPA03003528A (es) | 2000-10-19 | 2001-10-19 | Estructura de interconexion escalable para operaciones de computo paralelas y acceso paralelo a memoria. |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US69360300A | 2000-10-19 | 2000-10-19 | |
US09/693,603 | 2000-10-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002033565A2 WO2002033565A2 (fr) | 2002-04-25 |
WO2002033565A3 true WO2002033565A3 (fr) | 2003-08-21 |
Family
ID=24785344
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/050543 WO2002033565A2 (fr) | 2000-10-19 | 2001-10-19 | Structure d'interconnexion adaptable autorisant un traitement parallele et l'acces a une memoire parallele |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP1360595A2 (fr) |
JP (1) | JP4128447B2 (fr) |
CN (1) | CN100341014C (fr) |
AU (1) | AU2002229127A1 (fr) |
CA (1) | CA2426422C (fr) |
MX (1) | MXPA03003528A (fr) |
WO (1) | WO2002033565A2 (fr) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8605099B2 (en) * | 2008-03-31 | 2013-12-10 | Intel Corporation | Partition-free multi-socket memory system architecture |
CN101833439B (zh) * | 2010-04-20 | 2013-04-10 | 清华大学 | 基于分合思想的并行计算硬件结构 |
CN102542525B (zh) * | 2010-12-13 | 2014-02-12 | 联想(北京)有限公司 | 一种信息处理设备以及信息处理方法 |
US10168923B2 (en) | 2016-04-26 | 2019-01-01 | International Business Machines Corporation | Coherency management for volatile and non-volatile memory in a through-silicon via (TSV) module |
US10236043B2 (en) * | 2016-06-06 | 2019-03-19 | Altera Corporation | Emulated multiport memory element circuitry with exclusive-OR based control circuitry |
FR3083350B1 (fr) * | 2018-06-29 | 2021-01-01 | Vsora | Acces memoire de processeurs |
US10872038B1 (en) * | 2019-09-30 | 2020-12-22 | Facebook, Inc. | Memory organization for matrix processing |
CN117294412B (zh) * | 2023-11-24 | 2024-02-13 | 合肥六角形半导体有限公司 | 基于单比特位移的多通道串转并自动对齐电路及方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4977582A (en) * | 1988-03-31 | 1990-12-11 | At&T Bell Laboratories | Synchronization of non-continuous digital bit streams |
EP0804005A2 (fr) * | 1996-04-25 | 1997-10-29 | Compaq Computer Corporation | Commutateur de réseau |
WO1998033304A1 (fr) * | 1997-01-24 | 1998-07-30 | Interactic Holdings, Llc | Commutateur a faible latence a geometrie variable, utilisable dans une structure d'interconnexion |
EP0459757B1 (fr) * | 1990-05-29 | 1999-07-28 | Advanced Micro Devices, Inc. | Adaptateur de réseau |
-
2001
- 2001-10-19 JP JP2002536883A patent/JP4128447B2/ja not_active Expired - Fee Related
- 2001-10-19 CN CNB018208878A patent/CN100341014C/zh not_active Expired - Fee Related
- 2001-10-19 CA CA2426422A patent/CA2426422C/fr not_active Expired - Fee Related
- 2001-10-19 MX MXPA03003528A patent/MXPA03003528A/es active IP Right Grant
- 2001-10-19 AU AU2002229127A patent/AU2002229127A1/en not_active Abandoned
- 2001-10-19 WO PCT/US2001/050543 patent/WO2002033565A2/fr active Application Filing
- 2001-10-19 EP EP01987920A patent/EP1360595A2/fr not_active Withdrawn
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4977582A (en) * | 1988-03-31 | 1990-12-11 | At&T Bell Laboratories | Synchronization of non-continuous digital bit streams |
EP0459757B1 (fr) * | 1990-05-29 | 1999-07-28 | Advanced Micro Devices, Inc. | Adaptateur de réseau |
EP0804005A2 (fr) * | 1996-04-25 | 1997-10-29 | Compaq Computer Corporation | Commutateur de réseau |
WO1998033304A1 (fr) * | 1997-01-24 | 1998-07-30 | Interactic Holdings, Llc | Commutateur a faible latence a geometrie variable, utilisable dans une structure d'interconnexion |
US6289021B1 (en) * | 1997-01-24 | 2001-09-11 | Interactic Holdings, Llc | Scaleable low-latency switch for usage in an interconnect structure |
Also Published As
Publication number | Publication date |
---|---|
JP4128447B2 (ja) | 2008-07-30 |
JP2004531783A (ja) | 2004-10-14 |
MXPA03003528A (es) | 2005-01-25 |
CA2426422A1 (fr) | 2002-04-25 |
AU2002229127A1 (en) | 2002-04-29 |
CA2426422C (fr) | 2012-04-10 |
EP1360595A2 (fr) | 2003-11-12 |
CN1489732A (zh) | 2004-04-14 |
CN100341014C (zh) | 2007-10-03 |
WO2002033565A2 (fr) | 2002-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1667024A3 (fr) | Comparaison croisée basée sur la mémoire pour des systèmes de vérification croisée | |
WO1996006390A3 (fr) | Antememoire a 2 voies associative par fichiers | |
WO2004051471A3 (fr) | Partage inter-partitions d'informations d'etat | |
WO2006058200A3 (fr) | Mémoire à micro-filière | |
EP1037137A3 (fr) | Dispositif de commande d'un réseau de disques | |
HK1046171A1 (en) | Information processing system, portable electronicdevice and its access device and memory space. | |
WO2005050381A3 (fr) | Systemes et procedes d'execution d'operations de stockage au moyen d'une memoire attachee a un reseau | |
DE69509804T2 (de) | Datenpaketuebertragung in codemultiplexmehrfachzugriffssystemen | |
EP1445701A3 (fr) | Processeur à grande vitesse, méthode d'utilisation et support d'enregistrement | |
GB2368422B (en) | Electronic settlement system, settlement management device, store device, client, data storage device, computer program, and storage medium | |
WO2002093335A3 (fr) | Mecanisme externe de verrouillage des emplacements d'une memoire d'ordinateur | |
CA2317765A1 (fr) | Microcontroleur comprenant un seul module de memoire possedant un secteur de memoire de donnees et un secteur de memoire de codes et permettant l'acces simultane en lecture et en ecriture aux deux secteurs | |
WO2001069603A3 (fr) | Fonctionnement simultane de plusieurs blocs d'une memoire flash | |
EP1519276A4 (fr) | Dispositif de stockage d'informations, systeme et procede de controle d'acces a la memoire et programme informatique | |
ATE216529T1 (de) | Eine synchrone nand-dram-speicherarchitektur | |
WO2002017327A3 (fr) | Dispositif de memoire a ecriture retardee sur commande | |
EP1517244A4 (fr) | Dispositif de stockage d'information, systeme et procede de commande d'acces a la memoire et programme d'ordinateur | |
WO2006012289A3 (fr) | Demandes de lecture de memoire passant des ecritures de memoire | |
WO2005106701A3 (fr) | Maintien de l'integrite des donnees dans un environnement reparti | |
DE60316151D1 (de) | Zugriff zum breiten speicher | |
WO2005071557A3 (fr) | Structure de bus bi-canal a adresses multiples | |
DE60224774D1 (de) | Datenverarbeitungssystem mit Lese-, Änderungs- und Schreibeinheit | |
DE60202898D1 (de) | Speicherzugriffsarbitrierung mit garantierter Datentransferrate | |
WO2002033565A3 (fr) | Structure d'interconnexion adaptable autorisant un traitement parallele et l'acces a une memoire parallele | |
AU2003234695A1 (en) | Destructive-read random access memory system buffered with destructive-read memory cache |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: PA/a/2003/003528 Country of ref document: MX Ref document number: 2002536883 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2426422 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001987920 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 018208878 Country of ref document: CN |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 2001987920 Country of ref document: EP |