WO2002005323A2 - Thermally processing a substrate - Google Patents

Thermally processing a substrate Download PDF

Info

Publication number
WO2002005323A2
WO2002005323A2 PCT/US2001/021154 US0121154W WO0205323A2 WO 2002005323 A2 WO2002005323 A2 WO 2002005323A2 US 0121154 W US0121154 W US 0121154W WO 0205323 A2 WO0205323 A2 WO 0205323A2
Authority
WO
WIPO (PCT)
Prior art keywords
purge gas
substrate
thermal
processing system
thermal processing
Prior art date
Application number
PCT/US2001/021154
Other languages
French (fr)
Other versions
WO2002005323A3 (en
Inventor
Ryan C. Boas
Ajit Balakrishna
Benjamin Bierman
Brian L. Haas
Dean Jennings
Wolfgang Aderhold
Sundar Ramamurthy
Abhilash Mayur
Original Assignee
Applied Materials, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/611,349 external-priority patent/US6803546B1/en
Application filed by Applied Materials, Inc. filed Critical Applied Materials, Inc.
Priority to JP2002508836A priority Critical patent/JP2004503108A/en
Priority to KR1020037000152A priority patent/KR100838874B1/en
Priority to EP01952404A priority patent/EP1297560A2/en
Publication of WO2002005323A2 publication Critical patent/WO2002005323A2/en
Publication of WO2002005323A3 publication Critical patent/WO2002005323A3/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/10Heating of the reaction chamber or the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B31/00Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
    • C30B31/06Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor by contacting with diffusion material in the gaseous state
    • C30B31/12Heating of the reaction chamber
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67109Apparatus for thermal treatment mainly by convection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67115Apparatus for thermal treatment mainly by radiation

Definitions

  • the invention relates to systems and methods of thermally processing a substrate.
  • Substrate processing systems are used to fabricate semiconductor logic and memory devices, flat panel displays, CD ROMs, and other devices. During processing, such substrates may be subjected to chemical vapor deposition (CVD) and rapid thermal processes (RTP) .
  • RTP processes include, for example, rapid thermal annealing (RTA) , rapid thermal cleaning (RTC) , rapid thermal CVD (RTCVD) , rapid thermal oxidation (RTO) , and rapid thermal nitridation (RTN) .
  • RTP systems usually include a heating element formed from one or more lamps which radiatively heat the substrate through a light-transmissive window.
  • RTP systems may also include one or more other optical elements, such as an optically reflective surface facing the backside of the substrate and one or more optical detectors for measuring the temperature of the substrate during processing. Many rapid thermal processes require precise control of substrate temperature over time.
  • the invention features a thermal processing method in which a temperature response of a substrate may be controlled during a heat-up phase or a cool-down phase, or both. This reduces the thermal budget of the substrate and improves the quality and performance of devices formed on the substrate.
  • a thermal reservoir e.g., a water-cooled reflector plate assembly
  • the substrate is heated in accordance with a heating schedule and, during the heating schedule, the rate of heat transfer between the substrate and a thermal reservoir inside the thermal processing system is changed.
  • the results of certain thermal processing methods are improved if the rates at which substrates are heated or cooled inside the thermal processing system are high.
  • the rate at which heat is transferred between a substrate and a thermal reservoir inside the processing chamber during the thermal process the heat-up phase or the cool-down phase, or both phases, may be optimized to improve the quality of the devices produced. Temperature uniformity across the substrate is also improved.
  • Fig. 1 is a diagrammatic side view of a portion of a thermal processing system, including a reflector plate assembly and a fluid injector.
  • Fig. 2A is a flow diagram of a method of processing a substrate.
  • Fig. 2B contains plots of substrate temperature over time during a spike anneal thermal process using a helium purge gas and during a spike anneal thermal process using a nitrogen purge gas .
  • Fig. 2C is a graphical representation illustrating substrate temperature uniformity for an optimized cool-down process .
  • Figs . 3A and 3B are exploded views of the reflector plate assembly and the fluid injector shown in Fig. 1.
  • Fig. 3C is a diagrammatic top view of the reflector plate assembly and the fluid injector of Fig. 1; features of the bottom reflector plate are shown using dashed lines.
  • Fig. 4 is a diagrammatic view of a purge gas control system of the substrate processing system of Fig. 1.
  • Fig. 5 is a diagrammatic top view of an alternative fluid injector.
  • Figs. 6A and 6B are diagrammatic side and top views of a portion of an alternative fluid injector, respectively.
  • Figs. 7A and 7B are diagrammatic side and top views of a portion of an alternative fluid injector, respectively.
  • Fig. 8A and 8B are diagrammatic side and top views of another fluid injector, respectively.
  • a system 10 for processing a substrate 12 includes a processing chamber 14 that is radiatively heated by a water-cooled heating lamp assembly 16 through a quartz window 18.
  • the peripheral edge of substrate 12 is supported by a rotatable support structure 20, which can rotate at a rate of up to about 300 rpm (revolutions per minute) .
  • Beneath substrate 12 is a reflector plate assembly 22 that acts as a thermal reservoir and has an optically reflective surface facing the backside of substrate 12 to enhance the effective emissivity of substrate 12.
  • a reflective cavity 15 is formed between substrate 12 and the top surface of reflector plate assembly 22.
  • reflector plate assembly In a system designed for processing eight-inch (200 mm (millimeter) ) silicon wafers, reflector plate assembly has a diameter of about 8.9 inches, the separation between substrate 12 and the top surface of reflector plate assembly 22 is about 5-10 mm, and the separation between substrate 12 and quartz window 18 is about 25 mm.
  • Reflector plate assembly 22 is mounted on a water-cooled base 23, which is typically maintained at a temperature of about 23 °C.
  • the temperatures at localized regions of substrate 12 are measured by a plurality of temperature probes 24 which are positioned to measure substrate temperature at different radial locations across the substrate. Temperature probes 24 receive light from inside the processing chamber through optical ports 25, 26, and 27, which extend through the top surface of reflector plate assembly 22. Processing system 10 may have a total of ten temperature probes, only three probes are shown in Fig. 1. More typically, for a 200 mm substrate, five temperature probes are used, and for a 300 mm substrate, seven temperature probes are used.
  • each optical port may have a diameter of about 0.08 inch.
  • Sapphire light pipes deliver the light received by the optical ports to respective optical detectors (for example, pyrometers) , which are used to determine the temperature at the localized regions of substrate 12. Temperature measurements from the optical detectors are received by a controller 28 that controls the radiative output of heating lamp assembly 16; the resulting feedback loop improves the ability of the processing system to uniformly heat substrate 12.
  • controller 28 controls the radiative output of heating lamp assembly 16; the resulting feedback loop improves the ability of the processing system to uniformly heat substrate 12.
  • a process gas 39 may be supplied into processing chamber 14 through a gas input 30.
  • the process gas flows across the top surface of substrate 12 and reacts with a heated substrate to form, for example, an oxide layer or a nitride layer.
  • Excess process gas, as well as any volatile reaction by-products (such as oxides given off by the substrate) , are withdrawn from processing chamber 14 though a gas output 32 by a pump system 34.
  • a purge gas e.g., nitrogen
  • the purge gas flows across the top surface of substrate 12 to entrain volatile contaminants inside processing chamber 14.
  • a purge fluid injector 40 produces a substantially laminar flow of a purge gas 42 across the top surface of reflector plate assembly 22.
  • Purge gas 42 is removed from reflective cavity 15 though an exhaust port 44, which may have a diameter of about 0.375 inch and may be located about 2 inches from ' the central axis of reflector plate assembly 22.
  • purge gas is injected into a purge gas input 46 and is distributed through a plurality of channels 48 in reflector plate assembly 22.
  • the purge gas is then directed against a deflector 50, which is spaced above the top surface of reflector assembly 22 by a distance, for example, of about 0.01 inch (0.25 mm), to produce the substantially laminar flow of purge gas 42.
  • an ultra- shallow junction may be formed in an impurity-doped semiconductor substrate as follows.
  • the substrate is loaded into thermal processing chamber 14 (step 200) .
  • a first purge gas e.g., nitrogen
  • thermal processing chamber 14 step 200
  • a first purge gas e.g., nitrogen
  • the substrate is heated to an initial temperature of about 700°C by heating lamp assembly 16 (step 204).
  • heating lamp assembly 16 begins to heat the substrate to a target peak temperature of, for example, about 1000°C orll00°C (step 206).
  • a second purge gas e.g., helium
  • the helium purge gas may be initiated just before the target temperature is reached so that reflective cavity 15, defined between the substrate and reflector assembly 22, is filled with the second purge gas by the time the substrate has been heated to the target temperature. If the first purge gas is being supplied by purge fluid injector 40 during the heat-up phase, the purge gas supply is switched from the first purge gas to the second purge gas at or near time ti. After the substrate has cooled below a threshold temperature (e.g., below 800°C) , the substrate is removed from thermal processing chamber 14 (step 210) .
  • a threshold temperature e.g., below 800°C
  • the second purge gas can be supplied to reflective cavity
  • the second purge gas flow is initiated about one to two seconds before the target temperature is reached, or the flow can be started about one to one and a half seconds before the target temperature is reached.
  • the actual time period selected is dependent on the system used to introduce the second purge gas into the reflective cavity (see Fig. 4) .
  • the second purge gas replaces the first purge gas in reflective cavity 15, if present, as the first purge gas flow is stopped and that gas is exhausted from the reflective cavity via exhaust port 44.
  • the second purge gas may be introduced into reflective cavity 15 during any cool-down phase of a thermal process.
  • the second purge gas may be supplied into reflective cavity 15 during the cool-down phase following a thermal soak period of a thermal process.
  • the inventors have realized that by changing the rate at which heat is transferred between a substrate and a thermal reservoir inside the processing chamber during the thermal process, the heat-up phase or the cool-down phase, or both phases, may be optimized to improve the quality of the devices produced.
  • the rate at which the substrate is cooled may be substantially increased by proper selection of the purge gas supplied between substrate 12 and a thermal reservoir (e.g., water-cooled reflector plate assembly 22) inside processing system 10.
  • a purge gas with a relatively high thermal conductivity e.g., helium, hydrogen, or a combination of these gases
  • a purge gas with a relatively high thermal conductivity may increase the cool-down rate of the substrate and, thereby, improve the operating characteristics or processing yield of certain devices (e.g., ultra-shallow junction transistors).
  • the rate at which the substrate cools is substantially greater when a helium purge gas is supplied into reflective cavity 15 than when a purge gas (e.g., nitrogen) with a lower thermal conductivity is used.
  • the substrate temperature has cooled down from about 1100°C to about 650°C with a helium purge gas, whereas the substrate temperature has cooled down to only about 800 °C in the same amount of time with a nitrogen purge gas.
  • a purge gas with a relatively low thermal conductivity e.g., nitrogen, argon, xenon or a combination of two or more of these gases
  • the overall thermal budget i.e., the integral of substrate temperature T(t) over a fixed period of time: JT(t)-dt -- may be reduced. This improves the quality of certain devices produced by such a thermal process.
  • the rate (standard liters per minute (slm))at which the second purge gas (e.g., helium) is exhausted from the reflective cavity should be optimized for the most effective cool-down rate. If the exhaust rate is too large, the helium purge gas will flow out of the chamber too fast, preventing effective thermal coupling between the substrate and the reflector plate assembly. On the other hand, if the exhaust rate is too small the helium purge gas flow will take too long to reach the center region of the substrate, resulting in faster cooling of the peripheral portion of the substrate. This can create significant thermal stresses which can cause effects in the substrate .
  • the second purge gas e.g., helium
  • the rate at which the second purge gas is injected into the reflective cavity is advantageously approximately equal to the rate at which that gas is exhausted from the reflective cavity. This has been found by the inventors to substantially reduce thermal gradients in the substrate during a cool-down operation, inhibiting the formation of defects in the substrate.
  • the inventors have found that the second purge gas flow into the reflective cavity during cool-down is advantageously as high as possible during, for example, a spike anneal operation. This ensures that the maximum instantaneous ramp-down rate, Max dT/dt (C° /second (s) ) , and the time the substrate is at the target temperature are optimized for ultra- shallow junction formation.
  • the temperature uniformity (Max ⁇ (°C)) across the substrate is optimized during cool-down, when the injection rate and the exhaust rate of the second purge gas are substantially equal (Run F) .
  • the Max ⁇ data represents the difference between the highest and lowest temperature readings produced by five optical detectors which measure the substrate temperature at five different radial locations. As can be seen, Max ⁇ is the lowest, and thus temperature uniformity across the substrate is at its best, when the purge gas flow in substantially equals the purge gas flow out.
  • the data also shows that the maximum instantaneous ramp- down rate and the time the substrate is at the target temperature (Time>1000°C (s) ) are optimized when the second purge gas flow is relatively high (Run F) . That is, the time the substrate is at the target temperature is minimized when the purge gas flow in the reflective cavity is relatively high.
  • Fig. 2C graphically compares certain data from Run A to Run F.
  • Curves AA and AB represent the temperature readings for the optical detectors at the substrate center and substrate edge for Run A
  • curves FA and FB represent the temperature readings for the optical detectors at the substrate center and substrate edge for Run F.
  • Curves AC and FC show the temperature uniformity (Max ⁇ ) across the substrate for Runs A and F, respectively. As can be seen, the temperature uniformity is optimized when the second purge gas flow in is substantially equal to the second purge gas flow out.
  • reflector plate assembly 22 includes a deflector ring 52, a top reflector plate 54, and a bottom reflector plate 56.
  • Bottom reflector plate 56 has a horizontal channel 58 for receiving purge gas from input 46 and for delivering the purge gas to a vertical channel 60, which communicates with a plurality of horizontal channels 48 in top reflector plate 54.
  • Horizontal channels 48 distribute the purge gas to different locations at the periphery of top reflector plate 54.
  • Deflector ring 52 includes a peripheral wall 62 which rests on a lower peripheral edge 64 of bottom reflector plate 56 and, together with the peripheral wall of top reflector plate 54, defines a 0.0275 inch wide vertical channel which directs the purge gas flow against deflector 50 to produce the substantially laminar flow of purge gas across the top surface of reflector plate 54.
  • the purge gas and any entrained volatile contaminants are removed from the processing chamber through exhaust port 44.
  • a horizontal channel 66 in bottom reflector plate 56 receives the exhausted gas from exhaust port 44 and directs the exhausted gas to a line 68 that is connected to a pump system.
  • Each of the channels 48, 58, and 60 may have a cross-sectional flow area of about 0.25 inch by about 0.1 inch.
  • a purge gas may be introduced into reflective cavity 15 at the top surface of top reflector plate 54 along a peripheral arc of about 75°.
  • the resulting substantially laminar flow of purge gas ' 42 extends over a region of the top surface of top reflector plate 54 corresponding to the 75° sector 70, which includes nine of the ten optical ports in top reflector plate 54 (including optical ports 25, 26, and 27).
  • a high thermal conductivity purge gas 42 e.g., helium or hydrogen
  • increases the thermal conductivity between substrate 12 and reflector assembly 22 during the cool-down phase of a rapid thermal process e.g., between times ti and t 2 ; Fig. 2B
  • a mass flow controller 80 is used to regulate the flow of gas into processing chamber 14 through gas input 30, and a pressure transducer 82 and a pressure control valve 84 are used to regulate the rate at which gas is removed from processing chamber 14 through gas output 32.
  • Purge gas is introduced into reflective cavity 15 through input 46 which is connected to a filter 86.
  • a mass flow controller 88 is used to regulate the flow of purge gas into reflective cavity 15 through purge gas injector 40.
  • An adjustable flow restrictor 90 and a mass flow controller 92 are used to regulate the rate at which purge gas is removed from reflective cavity 15.
  • flow restrictor 90 is adjusted until the rate at which purge gas is introduced into reflective cavity 15 is substantially the same as the rate at which purge gas is removed from reflective cavity 15.
  • Solenoid shut-off valves 94 and 96 provide additional control over the flow of purge gas through reflective cavity 15.
  • purge gas may be flowed through reflective cavity 15 at a rate of about 9-20 slm (standard liters per minute) , although the purge gas flow rate may vary depending upon the pressure inside reflective cavity 15 and the pumping capacity of pump system 34.
  • the pressure inside reflective cavity 15 and processing chamber 14 may be about 850 torr.
  • Purge gas may be supplied into reflective cavity 15 in a variety of different ways.
  • a reflector plate assembly 100 is similar in construction to reflector plate assembly 22, except reflector plate assembly 100 is designed to introduce a purge gas 102 from different locations around the entire periphery of a top reflector plate 104. Purge gas 102 is removed through an exhaust port 106 that extends through top reflector plate 104. Purge gas 102 may be introduced at locations about 4.33 inches from the center of reflector plate 102, and exhaust port 106 may be located about 2 inches from the center of reflector plate 102. This embodiment may be used when optical ports 108 are distributed over the entire surface of reflector plate 102.
  • a reflector plate assembly 110 is also similar in construction to reflector plate assembly 22, except reflector plate assembly 110 includes a deflector plate 112 and a top reflector plate 114 that together define flow channels for producing a substantially laminar flow of purge gas in circumferential regions 116-122 surrounding optical ports 124 and 126.
  • the purge gas flows through vertical annular channels 128, 129 in top reflector plate 114.
  • the purge gas may be exhausted through an exhaust port (not shown) that extends through top reflector plate 114; the purge gas may alternatively be exhausted over the circumferential edge of reflector plate assembly 110.
  • the top surface of deflector plate 112 acts as the primary optically reflective surface that faces the backside of the substrate. Deflector' plate 112 may be spaced above top reflector plate 114 by a distance of 0.01 inch (0.25 mm).
  • a reflector plate assembly 130 includes a vertical channel 132 for receiving a flow of a purge gas, and a slot-shaped deflector 134 for deflecting the flow of purge gas 136 as a rectangular curtain across an optical port 138 that extends through a reflector plate 140.
  • a slot-shaped exhaust port 142 is used to remove purge gas 136.
  • Deflector 134 may be spaced above the top surface of reflector plate 140 by a distance of about 0.01 inch (0.25 mm) .
  • a reflector plate assembly 150 may include a plurality of orifices 152, 154, 156 which are coupled to a common gas plenum 158 which, in turn, is coupled to a purge gas input 160.
  • Orifices 152-156 are arranged to uniformly introduce purge gas into the reflector cavity defined between substrate 12 and reflector plate assembly 150.
  • Orifices 152-156 also are arranged to accommodate the locations of optical ports 25-27 through which temperature probes 24 receive light emitted by substrate 12.
  • the purge gas flows into the reflector cavity at a flow rate of about 9-20 slm; in general, the flow rate should be less than the rate required to lift substrate 12 off of support structure 20.
  • Purge gas is removed from the reflector cavity by a pump system 162 through an exhaust port 164.
  • purge gas may be supplied by the rotating gas delivery system described in U.S. Application Serial No. 09/287,947, filed April 7, 1999, and entitled “Apparatus and Methods for Thermally Processing a Substrate,” which is incorporated herein by reference.
  • thermal reservoir may be positioned at a different location inside thermal processing system 10. Two or more independent thermal reservoirs may be provided.
  • the thermal reservoir may include a relatively hot surface, and different purge gases may be supplied into reflective cavity 15, which is defined between the thermal reservoir and the substrate, to control the temperature response of the substrate.
  • the temperature of the thermal reservoir may be changed during the thermal process to improve the temperature response of the substrate.
  • the rate of heat transfer between a substrate and a thermal reservoir inside processing system 10 may be optimized by changing the emissivity of the thermal reservoir during the thermal process.
  • the top surface of reflector plate assembly 22 may include an electro- chromic coating with a reflectivity that may be selectively varied by changing the voltage applied across the coating.
  • the reflectivity of reflection plate assembly 22 may be maximized during the heat-up phase of a thermal process, and the reflectivity may be minimized during the cool-down phase. In this way, the rate of heat transfer between the substrate and reflector plate assembly 22 may be decreased during the heat-up phase and increased during the cool-down phase.
  • the rate of heat transfer between a substrate and a thermal reservoir inside processing system 10 may be optimized by changing the distance separating the substrate from the thermal reservoir.
  • support structure 20 may be configured to move up and down relative to the top surface of reflector plate assembly 22.
  • support structure 20 may position the substrate a relatively far distance from reflector plate assembly 22 during the heat-up phase of a thermal process, and support structure 20 may position the substrate a relatively close distance from reflector plate assembly 22 during the cool- down phase of the thermal process.
  • the thermal conductivity between the substrate and reflector plate assembly 22 may be reduced during the heat-up phase of the thermal process and may be increased during the cool-down phase to improve the quality of devices produced on the substrate.
  • the rate of heat transfer between a substrate and a thermal reservoir inside processing system 10 may be optimized by changing the pressure of a purge gas between the substrate and the thermal reservoir during a thermal process.
  • the pressure of the purge gas may be reduced to a sub- atmospheric pressure (e.g., 1-5 Torr), and during a cool-down phase of the thermal process the pressure may be increased to atmospheric pressure (770 Torr) .
  • the composition of the purge gas also may be changed during the thermal process.
  • the purge gas may consist of nitrogen
  • the purge gas may consist of helium.
  • the invention may enable certain devices (e.g., ultra-shallow junction transistors) to be formed with improved physical features and improved operating characteristics.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

A thermal processing method is described in which a temperature response of a substrate may be controlled during a heat-up phase or a cool-down phase, or during both phases. This reduces the thermal budget of the substrate. In particular, by controlling the rate of heat transfer between the substrate and a thermal reservoir (e.g., a water-cooled reflector plate assembly), the temperature response of the substrate may be controlled during the thermal process. The rate of heat transfer may changed by changing the thermal conductivity between the substrate and the thermal reservoir, by changing the emissivity of a surface of the thermal reservoir, or by changing the distance between the substrate and the thermal reservoir. The thermal conductivity may be changed by changing the characteristics of a thermal transport medium (e.g., a purge gas) located between the substrate and the thermal reservoir.

Description

THERMALLY PROCESSING A SUBSTRATE
Cross Reference To Related Applications This application is a continuation-in-part of U.S. Application Serial No. 09/350,415, filed July 8, 1999, and it relates to U.S. Application Serial No. 08/884,192, filed June 30, 1997, both of which are incorporated herein by reference.
Background of the Invention The invention relates to systems and methods of thermally processing a substrate.
Substrate processing systems are used to fabricate semiconductor logic and memory devices, flat panel displays, CD ROMs, and other devices. During processing, such substrates may be subjected to chemical vapor deposition (CVD) and rapid thermal processes (RTP) . RTP processes include, for example, rapid thermal annealing (RTA) , rapid thermal cleaning (RTC) , rapid thermal CVD (RTCVD) , rapid thermal oxidation (RTO) , and rapid thermal nitridation (RTN) . RTP systems usually include a heating element formed from one or more lamps which radiatively heat the substrate through a light-transmissive window. RTP systems may also include one or more other optical elements, such as an optically reflective surface facing the backside of the substrate and one or more optical detectors for measuring the temperature of the substrate during processing. Many rapid thermal processes require precise control of substrate temperature over time.
Summary of the Invention The invention features a thermal processing method in which a temperature response of a substrate may be controlled during a heat-up phase or a cool-down phase, or both. This reduces the thermal budget of the substrate and improves the quality and performance of devices formed on the substrate. In particular, the inventors have realized that by controlling the rate of heat transfer between the substrate and a thermal reservoir (e.g., a water-cooled reflector plate assembly) during the thermal process, the temperature response of the substrate may be controlled.
In one aspect, the substrate is heated in accordance with a heating schedule and, during the heating schedule, the rate of heat transfer between the substrate and a thermal reservoir inside the thermal processing system is changed.
Among the advantages of the invention are the following. The results of certain thermal processing methods (e.g., methods of forming ultra-shallow junctions) are improved if the rates at which substrates are heated or cooled inside the thermal processing system are high. By changing the rate at which heat is transferred between a substrate and a thermal reservoir inside the processing chamber during the thermal process, the heat-up phase or the cool-down phase, or both phases, may be optimized to improve the quality of the devices produced. Temperature uniformity across the substrate is also improved.
Other features and advantages will become apparent from the following description, including the drawings and the claims.
Brief Description of the Drawings Fig. 1 is a diagrammatic side view of a portion of a thermal processing system, including a reflector plate assembly and a fluid injector.
Fig. 2A is a flow diagram of a method of processing a substrate. Fig. 2B contains plots of substrate temperature over time during a spike anneal thermal process using a helium purge gas and during a spike anneal thermal process using a nitrogen purge gas .
Fig. 2C is a graphical representation illustrating substrate temperature uniformity for an optimized cool-down process .
Figs . 3A and 3B are exploded views of the reflector plate assembly and the fluid injector shown in Fig. 1.
Fig. 3C is a diagrammatic top view of the reflector plate assembly and the fluid injector of Fig. 1; features of the bottom reflector plate are shown using dashed lines.
Fig. 4 is a diagrammatic view of a purge gas control system of the substrate processing system of Fig. 1.
Fig. 5 is a diagrammatic top view of an alternative fluid injector.
Figs. 6A and 6B are diagrammatic side and top views of a portion of an alternative fluid injector, respectively.
Figs. 7A and 7B are diagrammatic side and top views of a portion of an alternative fluid injector, respectively.
Fig. 8A and 8B are diagrammatic side and top views of another fluid injector, respectively.
Detailed Description Referring to Fig. 1, a system 10 for processing a substrate 12 includes a processing chamber 14 that is radiatively heated by a water-cooled heating lamp assembly 16 through a quartz window 18. The peripheral edge of substrate 12 is supported by a rotatable support structure 20, which can rotate at a rate of up to about 300 rpm (revolutions per minute) . Beneath substrate 12 is a reflector plate assembly 22 that acts as a thermal reservoir and has an optically reflective surface facing the backside of substrate 12 to enhance the effective emissivity of substrate 12. A reflective cavity 15 is formed between substrate 12 and the top surface of reflector plate assembly 22. In a system designed for processing eight-inch (200 mm (millimeter) ) silicon wafers, reflector plate assembly has a diameter of about 8.9 inches, the separation between substrate 12 and the top surface of reflector plate assembly 22 is about 5-10 mm, and the separation between substrate 12 and quartz window 18 is about 25 mm. Reflector plate assembly 22 is mounted on a water-cooled base 23, which is typically maintained at a temperature of about 23 °C.
The temperatures at localized regions of substrate 12 are measured by a plurality of temperature probes 24 which are positioned to measure substrate temperature at different radial locations across the substrate. Temperature probes 24 receive light from inside the processing chamber through optical ports 25, 26, and 27, which extend through the top surface of reflector plate assembly 22. Processing system 10 may have a total of ten temperature probes, only three probes are shown in Fig. 1. More typically, for a 200 mm substrate, five temperature probes are used, and for a 300 mm substrate, seven temperature probes are used.
At the reflector plate surface, each optical port may have a diameter of about 0.08 inch. Sapphire light pipes deliver the light received by the optical ports to respective optical detectors (for example, pyrometers) , which are used to determine the temperature at the localized regions of substrate 12. Temperature measurements from the optical detectors are received by a controller 28 that controls the radiative output of heating lamp assembly 16; the resulting feedback loop improves the ability of the processing system to uniformly heat substrate 12. Such a control system is described in U.S. Patent No. 5,755,511, assigned to the assignee of the present invention and the entire disclosure of which is incorporated herein by reference.
As shown in Fig. 1, in some thermal processes, a process gas 39 may be supplied into processing chamber 14 through a gas input 30. The process gas flows across the top surface of substrate 12 and reacts with a heated substrate to form, for example, an oxide layer or a nitride layer. Excess process gas, as well as any volatile reaction by-products (such as oxides given off by the substrate) , are withdrawn from processing chamber 14 though a gas output 32 by a pump system 34. In other thermal processes, a purge gas (e.g., nitrogen) may be supplied into thermal processing chamber 14 through gas input 30. The purge gas flows across the top surface of substrate 12 to entrain volatile contaminants inside processing chamber 14.
In reflective cavity 15, a purge fluid injector 40 produces a substantially laminar flow of a purge gas 42 across the top surface of reflector plate assembly 22. Purge gas 42 is removed from reflective cavity 15 though an exhaust port 44, which may have a diameter of about 0.375 inch and may be located about 2 inches from' the central axis of reflector plate assembly 22. In operation, purge gas is injected into a purge gas input 46 and is distributed through a plurality of channels 48 in reflector plate assembly 22. The purge gas is then directed against a deflector 50, which is spaced above the top surface of reflector assembly 22 by a distance, for example, of about 0.01 inch (0.25 mm), to produce the substantially laminar flow of purge gas 42.
Referring to Figs. 2A and 2B, in one embodiment, an ultra- shallow junction may be formed in an impurity-doped semiconductor substrate as follows. The substrate is loaded into thermal processing chamber 14 (step 200) . A first purge gas (e.g., nitrogen) is supplied into thermal processing chamber
14 through gas input 30, or into reflective cavity 15 through the output of purge fluid injector 40, or both (step 202). The substrate is heated to an initial temperature of about 700°C by heating lamp assembly 16 (step 204). At time t0, heating lamp assembly 16 begins to heat the substrate to a target peak temperature of, for example, about 1000°C orll00°C (step 206). After the substrate has been heated to a temperature that substantially corresponds to the target peak temperature (at time ti) , the radiant energy supplied by heating lamp assembly 16 is reduced and a second purge gas (e.g., helium) is supplied into reflective cavity 15 by purge fluid injector 40 (step 208). In practice, the helium purge gas may be initiated just before the target temperature is reached so that reflective cavity 15, defined between the substrate and reflector assembly 22, is filled with the second purge gas by the time the substrate has been heated to the target temperature. If the first purge gas is being supplied by purge fluid injector 40 during the heat-up phase, the purge gas supply is switched from the first purge gas to the second purge gas at or near time ti. After the substrate has cooled below a threshold temperature (e.g., below 800°C) , the substrate is removed from thermal processing chamber 14 (step 210) .
The second purge gas can be supplied to reflective cavity
15 about one to three seconds before the target temperature is reached. Ideally, the second purge gas flow is initiated about one to two seconds before the target temperature is reached, or the flow can be started about one to one and a half seconds before the target temperature is reached. The actual time period selected is dependent on the system used to introduce the second purge gas into the reflective cavity (see Fig. 4) .
The second purge gas replaces the first purge gas in reflective cavity 15, if present, as the first purge gas flow is stopped and that gas is exhausted from the reflective cavity via exhaust port 44.
The second purge gas may be introduced into reflective cavity 15 during any cool-down phase of a thermal process. For example, in another embodiment, the second purge gas may be supplied into reflective cavity 15 during the cool-down phase following a thermal soak period of a thermal process.
The inventors have realized that by changing the rate at which heat is transferred between a substrate and a thermal reservoir inside the processing chamber during the thermal process, the heat-up phase or the cool-down phase, or both phases, may be optimized to improve the quality of the devices produced.
For example, the rate at which the substrate is cooled may be substantially increased by proper selection of the purge gas supplied between substrate 12 and a thermal reservoir (e.g., water-cooled reflector plate assembly 22) inside processing system 10. In one aspect, the inventors have realized that a purge gas with a relatively high thermal conductivity (e.g., helium, hydrogen, or a combination of these gases) may increase the cool-down rate of the substrate and, thereby, improve the operating characteristics or processing yield of certain devices (e.g., ultra-shallow junction transistors). For example, the rate at which the substrate cools is substantially greater when a helium purge gas is supplied into reflective cavity 15 than when a purge gas (e.g., nitrogen) with a lower thermal conductivity is used. As shown in Fig. 2B, between times ti and t2 (which may be on the order of about 6 seconds) , the substrate temperature has cooled down from about 1100°C to about 650°C with a helium purge gas, whereas the substrate temperature has cooled down to only about 800 °C in the same amount of time with a nitrogen purge gas. In another aspect, the inventors have realized that a purge gas with a relatively low thermal conductivity (e.g., nitrogen, argon, xenon or a combination of two or more of these gases) may be supplied into reflective cavity 15 to increase the rate at which the substrate temperature increases during the heat-up phase of the thermal process (e.g., between times to and ti/ Fig. 2B) by reducing the thermally coupling between substrate 12 and reflector plate assembly 22. Thus, by proper selection of the purge gases supplied between the substrate and a thermal reservoir during the heat-up and cool-down phases of the thermal process, the overall thermal budget — i.e., the integral of substrate temperature T(t) over a fixed period of time: JT(t)-dt -- may be reduced. This improves the quality of certain devices produced by such a thermal process.
The rate (standard liters per minute (slm))at which the second purge gas (e.g., helium) is exhausted from the reflective cavity should be optimized for the most effective cool-down rate. If the exhaust rate is too large, the helium purge gas will flow out of the chamber too fast, preventing effective thermal coupling between the substrate and the reflector plate assembly. On the other hand, if the exhaust rate is too small the helium purge gas flow will take too long to reach the center region of the substrate, resulting in faster cooling of the peripheral portion of the substrate. This can create significant thermal stresses which can cause effects in the substrate .
The rate at which the second purge gas is injected into the reflective cavity is advantageously approximately equal to the rate at which that gas is exhausted from the reflective cavity. This has been found by the inventors to substantially reduce thermal gradients in the substrate during a cool-down operation, inhibiting the formation of defects in the substrate.
Also, the inventors have found that the second purge gas flow into the reflective cavity during cool-down is advantageously as high as possible during, for example, a spike anneal operation. This ensures that the maximum instantaneous ramp-down rate, Max dT/dt (C° /second (s) ) , and the time the substrate is at the target temperature are optimized for ultra- shallow junction formation.
As shown in Table 1, the temperature uniformity (Max Δ (°C)) across the substrate is optimized during cool-down, when the injection rate and the exhaust rate of the second purge gas are substantially equal (Run F) . The Max Δ data represents the difference between the highest and lowest temperature readings produced by five optical detectors which measure the substrate temperature at five different radial locations. As can be seen, Max Δ is the lowest, and thus temperature uniformity across the substrate is at its best, when the purge gas flow in substantially equals the purge gas flow out.
The data also shows that the maximum instantaneous ramp- down rate and the time the substrate is at the target temperature (Time>1000°C (s) ) are optimized when the second purge gas flow is relatively high (Run F) . That is, the time the substrate is at the target temperature is minimized when the purge gas flow in the reflective cavity is relatively high. TABLE 1
Figure imgf000011_0001
Fig. 2C graphically compares certain data from Run A to Run F. Curves AA and AB represent the temperature readings for the optical detectors at the substrate center and substrate edge for Run A, while curves FA and FB represent the temperature readings for the optical detectors at the substrate center and substrate edge for Run F. Curves AC and FC show the temperature uniformity (Max Δ) across the substrate for Runs A and F, respectively. As can be seen, the temperature uniformity is optimized when the second purge gas flow in is substantially equal to the second purge gas flow out.
Referring to Figs. 3A and 3B, in one embodiment of a purge reflector 40, reflector plate assembly 22 includes a deflector ring 52, a top reflector plate 54, and a bottom reflector plate 56. Bottom reflector plate 56 has a horizontal channel 58 for receiving purge gas from input 46 and for delivering the purge gas to a vertical channel 60, which communicates with a plurality of horizontal channels 48 in top reflector plate 54. Horizontal channels 48 distribute the purge gas to different locations at the periphery of top reflector plate 54. Deflector ring 52 includes a peripheral wall 62 which rests on a lower peripheral edge 64 of bottom reflector plate 56 and, together with the peripheral wall of top reflector plate 54, defines a 0.0275 inch wide vertical channel which directs the purge gas flow against deflector 50 to produce the substantially laminar flow of purge gas across the top surface of reflector plate 54. The purge gas and any entrained volatile contaminants are removed from the processing chamber through exhaust port 44. A horizontal channel 66 in bottom reflector plate 56 receives the exhausted gas from exhaust port 44 and directs the exhausted gas to a line 68 that is connected to a pump system. Each of the channels 48, 58, and 60 may have a cross-sectional flow area of about 0.25 inch by about 0.1 inch.
Referring to Fig. 3C, a purge gas may be introduced into reflective cavity 15 at the top surface of top reflector plate 54 along a peripheral arc of about 75°. The resulting substantially laminar flow of purge gas '42 extends over a region of the top surface of top reflector plate 54 corresponding to the 75° sector 70, which includes nine of the ten optical ports in top reflector plate 54 (including optical ports 25, 26, and 27). In the embodiment described above, a high thermal conductivity purge gas 42 (e.g., helium or hydrogen) increases the thermal conductivity between substrate 12 and reflector assembly 22 during the cool-down phase of a rapid thermal process (e.g., between times ti and t2; Fig. 2B) .
The flow rates of purge gas and process gas are controlled by the fluid control system shown in Fig. 4. A mass flow controller 80 is used to regulate the flow of gas into processing chamber 14 through gas input 30, and a pressure transducer 82 and a pressure control valve 84 are used to regulate the rate at which gas is removed from processing chamber 14 through gas output 32. Purge gas is introduced into reflective cavity 15 through input 46 which is connected to a filter 86. A mass flow controller 88 is used to regulate the flow of purge gas into reflective cavity 15 through purge gas injector 40. An adjustable flow restrictor 90 and a mass flow controller 92 are used to regulate the rate at which purge gas is removed from reflective cavity 15. To reduce the migration of purge gas into the processing region of reflective cavity 15, above substrate 12, flow restrictor 90 is adjusted until the rate at which purge gas is introduced into reflective cavity 15 is substantially the same as the rate at which purge gas is removed from reflective cavity 15. Solenoid shut-off valves 94 and 96 provide additional control over the flow of purge gas through reflective cavity 15. In a system designed for processing eight-inch (200 mm) silicon wafers, purge gas may be flowed through reflective cavity 15 at a rate of about 9-20 slm (standard liters per minute) , although the purge gas flow rate may vary depending upon the pressure inside reflective cavity 15 and the pumping capacity of pump system 34. The pressure inside reflective cavity 15 and processing chamber 14 may be about 850 torr.
Purge gas may be supplied into reflective cavity 15 in a variety of different ways.
Referring to Fig. 5, in one embodiment, a reflector plate assembly 100 is similar in construction to reflector plate assembly 22, except reflector plate assembly 100 is designed to introduce a purge gas 102 from different locations around the entire periphery of a top reflector plate 104. Purge gas 102 is removed through an exhaust port 106 that extends through top reflector plate 104. Purge gas 102 may be introduced at locations about 4.33 inches from the center of reflector plate 102, and exhaust port 106 may be located about 2 inches from the center of reflector plate 102. This embodiment may be used when optical ports 108 are distributed over the entire surface of reflector plate 102.
Referring to Figs. 6A and 6B, in another embodiment, a reflector plate assembly 110 is also similar in construction to reflector plate assembly 22, except reflector plate assembly 110 includes a deflector plate 112 and a top reflector plate 114 that together define flow channels for producing a substantially laminar flow of purge gas in circumferential regions 116-122 surrounding optical ports 124 and 126. The purge gas flows through vertical annular channels 128, 129 in top reflector plate 114. The purge gas may be exhausted through an exhaust port (not shown) that extends through top reflector plate 114; the purge gas may alternatively be exhausted over the circumferential edge of reflector plate assembly 110. In this embodiment, the top surface of deflector plate 112 acts as the primary optically reflective surface that faces the backside of the substrate. Deflector' plate 112 may be spaced above top reflector plate 114 by a distance of 0.01 inch (0.25 mm).
Referring to Figs. 7A and 7B, in another embodiment, a reflector plate assembly 130 includes a vertical channel 132 for receiving a flow of a purge gas, and a slot-shaped deflector 134 for deflecting the flow of purge gas 136 as a rectangular curtain across an optical port 138 that extends through a reflector plate 140. A slot-shaped exhaust port 142 is used to remove purge gas 136. Deflector 134 may be spaced above the top surface of reflector plate 140 by a distance of about 0.01 inch (0.25 mm) .
As shown in Figs. 8A and 8B, in another embodiment, a reflector plate assembly 150 may include a plurality of orifices 152, 154, 156 which are coupled to a common gas plenum 158 which, in turn, is coupled to a purge gas input 160. Orifices 152-156 are arranged to uniformly introduce purge gas into the reflector cavity defined between substrate 12 and reflector plate assembly 150. Orifices 152-156 also are arranged to accommodate the locations of optical ports 25-27 through which temperature probes 24 receive light emitted by substrate 12. In operation, the purge gas flows into the reflector cavity at a flow rate of about 9-20 slm; in general, the flow rate should be less than the rate required to lift substrate 12 off of support structure 20. Purge gas is removed from the reflector cavity by a pump system 162 through an exhaust port 164.
Still other purge gas delivery systems are possible. For example, purge gas may be supplied by the rotating gas delivery system described in U.S. Application Serial No. 09/287,947, filed April 7, 1999, and entitled "Apparatus and Methods for Thermally Processing a Substrate," which is incorporated herein by reference.
Other embodiments are within the scope of the claims.
For example, although the embodiments disclosed above have been described with reference to a single, relatively cool thermal reservoir (e.g., reflector plate assembly 22), other thermal reservoir configurations are possible. The thermal reservoir may be positioned at a different location inside thermal processing system 10. Two or more independent thermal reservoirs may be provided. The thermal reservoir may include a relatively hot surface, and different purge gases may be supplied into reflective cavity 15, which is defined between the thermal reservoir and the substrate, to control the temperature response of the substrate. In some embodiments, the temperature of the thermal reservoir may be changed during the thermal process to improve the temperature response of the substrate. In another embodiment, the rate of heat transfer between a substrate and a thermal reservoir inside processing system 10 may be optimized by changing the emissivity of the thermal reservoir during the thermal process. For example, the top surface of reflector plate assembly 22 may include an electro- chromic coating with a reflectivity that may be selectively varied by changing the voltage applied across the coating. In operation, the reflectivity of reflection plate assembly 22 may be maximized during the heat-up phase of a thermal process, and the reflectivity may be minimized during the cool-down phase. In this way, the rate of heat transfer between the substrate and reflector plate assembly 22 may be decreased during the heat-up phase and increased during the cool-down phase.
In yet another embodiment, the rate of heat transfer between a substrate and a thermal reservoir inside processing system 10 may be optimized by changing the distance separating the substrate from the thermal reservoir. For example, support structure 20 may be configured to move up and down relative to the top surface of reflector plate assembly 22. In operation, in one embodiment, support structure 20 may position the substrate a relatively far distance from reflector plate assembly 22 during the heat-up phase of a thermal process, and support structure 20 may position the substrate a relatively close distance from reflector plate assembly 22 during the cool- down phase of the thermal process. In this way, the thermal conductivity between the substrate and reflector plate assembly 22 may be reduced during the heat-up phase of the thermal process and may be increased during the cool-down phase to improve the quality of devices produced on the substrate.
In another embodiment, the rate of heat transfer between a substrate and a thermal reservoir inside processing system 10 may be optimized by changing the pressure of a purge gas between the substrate and the thermal reservoir during a thermal process. For example, during a heat-up phase of the thermal process the pressure of the purge gas may be reduced to a sub- atmospheric pressure (e.g., 1-5 Torr), and during a cool-down phase of the thermal process the pressure may be increased to atmospheric pressure (770 Torr) . The composition of the purge gas also may be changed during the thermal process. For example, during the heat-up phase the purge gas may consist of nitrogen, and during the cool-down phase the purge gas may consist of helium.
Systems and methods have been disclosed for controlling the temperature response of a substrate during rapid thermal processing. The invention may enable certain devices (e.g., ultra-shallow junction transistors) to be formed with improved physical features and improved operating characteristics.

Claims

What is claimed is:
1. A method of thermally processing a substrate inside a thermal processing system, comprising: heating the substrate in accordance with a heating schedule; and during the heating schedule, changing the rate of heat transfer between the substrate and a thermal reservoir inside the thermal processing system.
2. The method of claim 1, wherein the rate of heat transfer is changed by changing the thermal conductivity between the substrate and the thermal reservoir.
3. The method of claim 2, wherein the thermal conductivity is changed by changing the characteristics of a thermal transport medium located between the substrate and the thermal reservoir.
4. The method of claim 3, wherein the thermal transport medium includes a purge gas, and the thermal conductivity is changed by changing the composition of the purge gas.
5. The method of claim 3, wherein the thermal transport medium includes a purge gas, and the thermal conductivity is changed by changing the pressure of the purge gas between the substrate and the thermal reservoir.
6. The method of claim 1, wherein the thermal reservoir includes a relatively cool surface inside the processing chamber, and the thermal conductivity between the substrate and the relatively cool surface is increased during a cool-down phase of the heating schedule.
7. The method of claim 6, wherein the thermal conductivity is increased by supplying a gas with a relatively high thermal conductivity between the substrate and the relatively cool surface.
8. The method of claim 6, wherein a first purge gas is supplied between the substrate and the relatively cool surface during a heat-up phase of the heating schedule, and a second purge gas is supplied between the substrate and the relatively cool surface during the cool-down phase of the heating schedule, the second purge gas having a thermal conductivity that is greater than the thermal conductivity of the first purge gas.
9. The method of claim 8, wherein the first purge gas is selected from nitrogen, argon and xenon, and the second purge gas is selected from helium and hydrogen.
10. The method of claim 1, wherein the rate of heat transfer is changed by changing the emissivity of a surface of the thermal reservoir.
11. The method of claim 1, wherein the rate of heat transfer is changed by changing the distance between the substrate and the thermal reservoir
12. A method of thermally processing a substrate inside a thermal processing system, comprising: supplying a first purge gas into the thermal processing system; heating the substrate in accordance with a heating schedule; and supplying into the thermal processing system a second purge gas that is different from the first purge gas.
13. The method of claim 12, wherein the second purge gas is supplied into the thermal processing system during a cool- down phase of the heating schedule.
14. The method of claim 13, wherein the second purge gas is supplied into the thermal processing system at or near the time the substrate temperature has been heated to a target peak temperature.
15. The method of claim 14, wherein the second purge gas is supplied into the thermal processing system while the substrate temperature is decreasing.
16. The method of claim 14, wherein the first purge gas is supplied into the thermal processing system during a heat-up phase of the heating schedule.
17. The method of claim 12, wherein the thermal conductivity of the second purge gas is greater than the thermal conductivity of the first purge gas.
18. The method of claim 17, wherein the second purge gas includes helium or hydrogen or both.
19. The method of claim 17, wherein the first purge gas includes nitrogen and the second purge gas includes helium.
20. The method of claim 12, wherein the second purge gas is supplied into the thermal processing system between the substrate surface and a thermal reservoir inside the thermal processing system.
21. The method of claim 20, wherein: during a heat-up phase of the heating schedule, the first purge gas is supplied into the thermal processing system between the substrate surface and the thermal reservoir, and during a cool-down phase of 'the heating schedule, the second purge gas is supplied into the thermal processing system between the substrate surface and the thermal reservoir.
22. A method of thermally processing a substrate inside a thermal processing system, comprising: supplying a first purge gas into the thermal processing system; heating the substrate to a target temperature; and at or near the time the substrate temperature has been heated to the target temperature, supplying into the thermal processing system a second purge gas with a thermal conductivity that is greater than the thermal conductivity of the first purge gas.
23. The method of claim 22, wherein the second purge gas includes helium.
24. The method of claim 23, wherein the first purge gas includes nitrogen.
25. The method of claim 22, wherein at or near the time the substrate has been heated to the target temperature, the supply of the first purge gas into the thermal processing is terminated.
26. A method of thermally processing a substrate inside a thermal processing system, comprising: heating the substrate to a target temperature; at or near the time the substrate has been heated to the target temperature, supplying into the thermal processing system between the substrate surface and a thermal reservoir inside the thermal processing system a purge gas that increases the thermal conductivity between the substrate surface and the thermal reservoir; and removing the purge gas from the thermal processing system at a rate which is substantially the same as the rate at which the purge gas is supplied to the thermal processing system.
27. The method of claim 26, wherein the purge gas has a relatively high thermal conductivity.
28. The method of claim 27, wherein the purge gas includes helium.
29. The method of claim 26, wherein the purge gas is supplied into the thermal processing system during a cool-down phase of a heating schedule.
30. The method of claim 26, wherein the purge gas is supplied into the thermal processing system at a relatively high flow rate to minimize the time the substrate is at the target temperature .
31. The method of claim 26, wherein the purge gas is supplied to the thermal processing system approximately one to three seconds before the substrate has been heated to the target temperature.
32. The method of claim 26, wherein the purge gas is supplied to the thermal processing system approximately one to two seconds before the substrate has been heated to the target temperature .
33. The method of claim 26, wherein the purge gas is supplied to the thermal processing system approximately one to one and a half seconds before the substrate has been heated to the target temperature.
34. A method of thermally processing a substrate inside a thermal processing system, comprising: supplying a first purge gas into the thermal processing system; heating the substrate to a target temperature; at or near the time the substrate has been heated to the target temperature supplying into the thermal processing system between the substrate surface and a thermal reservoir inside the thermal processing system a second purge gas with a thermal conductivity that is greater than the thermal conductivity of the first purge gas; and removing the second purge gas from the thermal processing system at a rate which is substantially the same as the rate at which the second purge gas is supplied to the thermal processing system.
35. The method of claim 34, wherein the first purge gas includes nitrogen and the second purge gas includes helium.
36. The method of claim 34, wherein at or near the time the substrate has been heated to the target temperature, the supply of the first purge gas into the thermal processing is terminated.
37. The method of claim 36, wherein the second purge gas is supplied into the thermal processing system at a relatively high flow rate to minimize the time the substrate is at the target temperature.
38. The method of claim 34, wherein the second purge gas is supplied into the thermal processing system while the substrate temperature is decreasing.
PCT/US2001/021154 2000-07-06 2001-07-03 Thermally processing a substrate WO2002005323A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2002508836A JP2004503108A (en) 2000-07-06 2001-07-03 Heat treatment of semiconductor substrate
KR1020037000152A KR100838874B1 (en) 2000-07-06 2001-07-03 Thermally processing a substrate
EP01952404A EP1297560A2 (en) 2000-07-06 2001-07-03 Thermally processing a substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/611,349 US6803546B1 (en) 1999-07-08 2000-07-06 Thermally processing a substrate
US09/611,349 2000-07-06

Publications (2)

Publication Number Publication Date
WO2002005323A2 true WO2002005323A2 (en) 2002-01-17
WO2002005323A3 WO2002005323A3 (en) 2002-06-20

Family

ID=24448674

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/021154 WO2002005323A2 (en) 2000-07-06 2001-07-03 Thermally processing a substrate

Country Status (5)

Country Link
EP (1) EP1297560A2 (en)
JP (1) JP2004503108A (en)
KR (1) KR100838874B1 (en)
CN (1) CN1279577C (en)
WO (1) WO2002005323A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100709517B1 (en) * 1999-07-08 2007-04-20 어플라이드 머티어리얼스, 인코포레이티드 Method of thermally processing a substrate
US10770309B2 (en) 2015-12-30 2020-09-08 Mattson Technology, Inc. Features for improving process uniformity in a millisecond anneal system

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5719710B2 (en) * 2011-07-11 2015-05-20 株式会社ニューフレアテクノロジー Vapor growth apparatus and vapor growth method
US8980767B2 (en) * 2012-01-13 2015-03-17 Applied Materials, Inc. Methods and apparatus for processing a substrate
KR102010329B1 (en) * 2017-08-04 2019-10-15 주식회사 디엠에스 Substrate processing apparatus and in line type substrate processing system using the same
JP7018825B2 (en) * 2018-06-05 2022-02-14 東京エレクトロン株式会社 Film formation method and film formation equipment
CN114045470B (en) * 2021-12-31 2022-09-30 西安奕斯伟材料科技有限公司 Cleaning method for normal-pressure epitaxial reaction chamber and epitaxial silicon wafer

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4818327A (en) * 1987-07-16 1989-04-04 Texas Instruments Incorporated Wafer processing apparatus
US5181556A (en) * 1991-09-20 1993-01-26 Intevac, Inc. System for substrate cooling in an evacuated environment
EP0644578A2 (en) * 1993-09-16 1995-03-22 Hitachi, Ltd. Method of holding substrate and substrate holding system
EP0698673A1 (en) * 1994-08-23 1996-02-28 Novellus Systems, Inc. Gas-based substrate deposition protection
WO1998001890A1 (en) * 1996-07-08 1998-01-15 Advanced Semiconductor Materials International N.V. Method and apparatus for contactless treatment of a semiconductor substrate in wafer form
US6046439A (en) * 1996-06-17 2000-04-04 Mattson Technology, Inc. System and method for thermal processing of a semiconductor substrate
US6054688A (en) * 1997-06-25 2000-04-25 Brooks Automation, Inc. Hybrid heater with ceramic foil serrated plate and gas assist
EP1067587A2 (en) * 1999-07-08 2001-01-10 Applied Materials, Inc. Thermally processing a substrate

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62282437A (en) * 1986-05-31 1987-12-08 Shinku Riko Kk Rapid heating and cooling device for semiconductor wafer treatment
JP2635153B2 (en) * 1989-03-15 1997-07-30 株式会社日立製作所 Vacuum processing method and device
US5676205A (en) * 1993-10-29 1997-10-14 Applied Materials, Inc. Quasi-infinite heat source/sink
US5620560A (en) * 1994-10-05 1997-04-15 Tokyo Electron Limited Method and apparatus for heat-treating substrate
US5834068A (en) * 1996-07-12 1998-11-10 Applied Materials, Inc. Wafer surface temperature control for deposition of thin films
JPH10172977A (en) * 1996-12-11 1998-06-26 Sumitomo Electric Ind Ltd Heat treatment method and its device for compound semiconductor substrate
JP2000505961A (en) * 1996-12-20 2000-05-16 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Furnace for rapid heat treatment
JPH10199824A (en) * 1997-01-14 1998-07-31 Japan Storage Battery Co Ltd Ultraviolet treating apparatus
JP4625183B2 (en) * 1998-11-20 2011-02-02 ステアーグ アール ティ ピー システムズ インコーポレイテッド Rapid heating and cooling equipment for semiconductor wafers
NL1013938C2 (en) * 1999-12-23 2001-06-26 Asm Int Device for treating a wafer.
JP2001297995A (en) * 2000-04-13 2001-10-26 Nec Corp Manufacturing method of circuit and manufacturing device of circuit
JP2001308023A (en) * 2000-04-21 2001-11-02 Tokyo Electron Ltd Equipment and method for heat treatment

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4818327A (en) * 1987-07-16 1989-04-04 Texas Instruments Incorporated Wafer processing apparatus
US5181556A (en) * 1991-09-20 1993-01-26 Intevac, Inc. System for substrate cooling in an evacuated environment
EP0644578A2 (en) * 1993-09-16 1995-03-22 Hitachi, Ltd. Method of holding substrate and substrate holding system
EP0698673A1 (en) * 1994-08-23 1996-02-28 Novellus Systems, Inc. Gas-based substrate deposition protection
US6046439A (en) * 1996-06-17 2000-04-04 Mattson Technology, Inc. System and method for thermal processing of a semiconductor substrate
WO1998001890A1 (en) * 1996-07-08 1998-01-15 Advanced Semiconductor Materials International N.V. Method and apparatus for contactless treatment of a semiconductor substrate in wafer form
US6054688A (en) * 1997-06-25 2000-04-25 Brooks Automation, Inc. Hybrid heater with ceramic foil serrated plate and gas assist
EP1067587A2 (en) * 1999-07-08 2001-01-10 Applied Materials, Inc. Thermally processing a substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100709517B1 (en) * 1999-07-08 2007-04-20 어플라이드 머티어리얼스, 인코포레이티드 Method of thermally processing a substrate
US10770309B2 (en) 2015-12-30 2020-09-08 Mattson Technology, Inc. Features for improving process uniformity in a millisecond anneal system

Also Published As

Publication number Publication date
EP1297560A2 (en) 2003-04-02
CN1279577C (en) 2006-10-11
JP2004503108A (en) 2004-01-29
CN1447980A (en) 2003-10-08
KR20030014322A (en) 2003-02-15
KR100838874B1 (en) 2008-06-16
WO2002005323A3 (en) 2002-06-20

Similar Documents

Publication Publication Date Title
US6215106B1 (en) Thermally processing a substrate
US6803546B1 (en) Thermally processing a substrate
US8222574B2 (en) Temperature measurement and control of wafer support in thermal processing chamber
US6301434B1 (en) Apparatus and method for CVD and thermal processing of semiconductor substrates
KR100302609B1 (en) Temperature controllable gas distributor
US7700376B2 (en) Edge temperature compensation in thermal processing particularly useful for SOI wafers
EP1264333B1 (en) Localized heating and cooling of substrates
US6290491B1 (en) Method for heating a semiconductor wafer in a process chamber by a shower head, and process chamber
JPH0950965A (en) Sheet-type thermal treatment apparatus
JP2007515054A (en) Heat treatment system with cross-flow injection system including a rotatable injector
EP0850323A1 (en) Method and apparatus for cold wall chemical vapor deposition
WO2004015742A2 (en) High rate deposition in a batch reactor
US20040058512A1 (en) Optimal spike anneal ambient
KR102076643B1 (en) Manufacturing Method of Substrate Processing Apparatus and Semiconductor Device
US7033443B2 (en) Gas-cooled clamp for RTP
WO2011063091A2 (en) Apparatus and method for enhancing the cool down of radiatively heated substrates
TWI458033B (en) Substrate processing device, method for manufacturing semiconductor device and roof insulator
JPH10189469A (en) Method for supporting substrate using gas
US20040058560A1 (en) Fast gas exchange for thermal conductivity modulation
EP1297560A2 (en) Thermally processing a substrate
KR100784471B1 (en) Apparatus and method for thermal processing of semiconductor substrates
JPH09153485A (en) Vapor growth device
KR20000016197U (en) Furnace of low temperature chemical vaper deposition equipment

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1020037000152

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2001952404

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020037000152

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 018144985

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2001952404

Country of ref document: EP