WO2001075896A3 - Flash with consistent latency for read operations - Google Patents
Flash with consistent latency for read operations Download PDFInfo
- Publication number
- WO2001075896A3 WO2001075896A3 PCT/US2001/010040 US0110040W WO0175896A3 WO 2001075896 A3 WO2001075896 A3 WO 2001075896A3 US 0110040 W US0110040 W US 0110040W WO 0175896 A3 WO0175896 A3 WO 0175896A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- memory
- flash
- read operations
- consistent latency
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1615—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1087—Data input latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/10—Aspects relating to interfaces of memory device to external buses
- G11C2207/105—Aspects related to pads, pins or terminals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2281—Timing of a read operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/229—Timing of a write operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
- G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
- G11C2216/22—Nonvolatile memory in which reading can be carried out from one memory bank or array whilst a word or sector in another bank or array is being erased or programmed simultaneously
Abstract
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10196011T DE10196011B3 (en) | 2000-03-30 | 2001-03-30 | Synchronous memory device and method for reading data from a synchronous memory device |
KR10-2002-7013097A KR100508042B1 (en) | 2000-03-30 | 2001-03-30 | Flash with consistent latency for read operations |
JP2001573488A JP3631209B2 (en) | 2000-03-30 | 2001-03-30 | Flash with consistent latency in read processing |
AU2001289291A AU2001289291A1 (en) | 2000-03-30 | 2001-03-30 | Flash with consistent latency for read operations |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19350600P | 2000-03-30 | 2000-03-30 | |
US60/193,506 | 2000-03-30 | ||
US09/567,733 | 2000-05-10 | ||
US09/567,733 US6615307B1 (en) | 2000-05-10 | 2000-05-10 | Flash with consistent latency for read operations |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2001075896A2 WO2001075896A2 (en) | 2001-10-11 |
WO2001075896A3 true WO2001075896A3 (en) | 2002-02-28 |
WO2001075896A9 WO2001075896A9 (en) | 2002-12-19 |
Family
ID=26889061
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/010040 WO2001075896A2 (en) | 2000-03-30 | 2001-03-30 | Flash with consistent latency for read operations |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP3631209B2 (en) |
KR (1) | KR100508042B1 (en) |
AU (1) | AU2001289291A1 (en) |
DE (1) | DE10196011B3 (en) |
WO (1) | WO2001075896A2 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6615307B1 (en) * | 2000-05-10 | 2003-09-02 | Micron Technology, Inc. | Flash with consistent latency for read operations |
KR100618696B1 (en) * | 2004-04-28 | 2006-09-08 | 주식회사 하이닉스반도체 | Memory device including self-ID number |
KR100762259B1 (en) | 2005-09-12 | 2007-10-01 | 삼성전자주식회사 | Nand flash memory device with burst read latency function |
JP5266589B2 (en) * | 2009-05-14 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
US20150095551A1 (en) * | 2013-09-30 | 2015-04-02 | Micron Technology, Inc. | Volatile memory architecutre in non-volatile memory devices and related controllers |
TWI727449B (en) * | 2018-10-17 | 2021-05-11 | 旺宏電子股份有限公司 | Non-sequential page continuous read |
US10977121B2 (en) | 2018-10-17 | 2021-04-13 | Macronix International Co., Ltd. | Fast page continuous read |
US11048649B2 (en) | 2018-10-17 | 2021-06-29 | Macronix International Co., Ltd. | Non-sequential page continuous read |
US10957384B1 (en) | 2019-09-24 | 2021-03-23 | Macronix International Co., Ltd. | Page buffer structure and fast continuous read |
US11249913B2 (en) | 2020-03-06 | 2022-02-15 | Macronix International Co., Ltd. | Continuous read with multiple read commands |
US11302366B2 (en) | 2020-03-06 | 2022-04-12 | Macronix International Co., Ltd. | Method and system for enhanced read performance in low pin count interface |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917761A (en) * | 1997-11-06 | 1999-06-29 | Motorola Inc. | Synchronous memory interface |
US5978311A (en) * | 1998-03-03 | 1999-11-02 | Micron Technology, Inc. | Memory with combined synchronous burst and bus efficient functionality |
EP0978842A1 (en) * | 1998-08-04 | 2000-02-09 | Samsung Electronics Co., Ltd. | Synchronous burst semiconductor memory device |
US6044023A (en) * | 1995-02-10 | 2000-03-28 | Townsend And Townsend And Crew Llp | Method and apparatus for pipelining data in an integrated circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5889726A (en) * | 1997-11-17 | 1999-03-30 | Micron Electronics, Inc. | Apparatus for providing additional latency for synchronously accessed memory |
-
2001
- 2001-03-30 JP JP2001573488A patent/JP3631209B2/en not_active Expired - Fee Related
- 2001-03-30 DE DE10196011T patent/DE10196011B3/en not_active Expired - Fee Related
- 2001-03-30 WO PCT/US2001/010040 patent/WO2001075896A2/en active IP Right Grant
- 2001-03-30 AU AU2001289291A patent/AU2001289291A1/en not_active Abandoned
- 2001-03-30 KR KR10-2002-7013097A patent/KR100508042B1/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6044023A (en) * | 1995-02-10 | 2000-03-28 | Townsend And Townsend And Crew Llp | Method and apparatus for pipelining data in an integrated circuit |
US5917761A (en) * | 1997-11-06 | 1999-06-29 | Motorola Inc. | Synchronous memory interface |
US5978311A (en) * | 1998-03-03 | 1999-11-02 | Micron Technology, Inc. | Memory with combined synchronous burst and bus efficient functionality |
EP0978842A1 (en) * | 1998-08-04 | 2000-02-09 | Samsung Electronics Co., Ltd. | Synchronous burst semiconductor memory device |
Also Published As
Publication number | Publication date |
---|---|
KR100508042B1 (en) | 2005-08-17 |
KR20030014380A (en) | 2003-02-17 |
AU2001289291A1 (en) | 2001-10-15 |
JP2003529883A (en) | 2003-10-07 |
WO2001075896A2 (en) | 2001-10-11 |
WO2001075896A9 (en) | 2002-12-19 |
DE10196011B3 (en) | 2012-07-26 |
DE10196011T1 (en) | 2003-03-13 |
JP3631209B2 (en) | 2005-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8649210B2 (en) | DDR PSRAM and data writing and reading methods thereof | |
ATE492880T1 (en) | SYNCHRONOUS FLASH MEMORY WITH BURST STATUS OUTPUT | |
KR101529675B1 (en) | Multi-chip package memory device | |
US6680866B2 (en) | Clock synchronous semiconductor memory device | |
WO2002039460A3 (en) | Full-speed bist controller for testing embedded synchronous memories | |
KR20000013219A (en) | Synchronous burst semiconductor memory device | |
TWI257099B (en) | Integrated circuit device for providing selectively variable write latency and method thereof | |
KR950034253A (en) | Synchronous Memory with Parallel Output Data Path | |
KR20090132871A (en) | Semiconductor device and multi-chip package | |
WO2001075896A3 (en) | Flash with consistent latency for read operations | |
KR100623801B1 (en) | Semiconductor memory asynchronous pipeline | |
TW200802402A (en) | Non-volatile memory device and methods using the same | |
US8773928B2 (en) | Command latency systems and methods | |
TW200739597A (en) | Semiconductor memory with reset function | |
US7304897B2 (en) | Method and system for reading data from a memory | |
US20050068812A1 (en) | Echo clock on memory system having wait information | |
KR950034777A (en) | Semiconductor memory | |
KR100604948B1 (en) | Wave pipeline type output circuit of synchronous memory device | |
US20040098551A1 (en) | Data output circuit and method in DDR synchronous semiconductor device | |
TW201804466A (en) | Memory device and method for reading data from the memory device | |
US8593902B2 (en) | Controller and access method for DDR PSRAM and operating method thereof | |
JP4827399B2 (en) | Semiconductor memory device | |
US5970021A (en) | Synchronous semiconductor memory device having function of inhibiting output of invalid data | |
KR100438779B1 (en) | Synchronous semiconductor memory device comprising multi-bank scheme | |
KR100524944B1 (en) | Semiconductor memory device having input output architecture capable of increasing write and read operation speed |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 573488 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027013097 Country of ref document: KR |
|
AK | Designated states |
Kind code of ref document: C2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/33-33/33, DRAWINGS, REPLACED BY NEW PAGES 1/36-36/36; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027013097 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
WWG | Wipo information: grant in national office |
Ref document number: 1020027013097 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |