WO2001050511A1 - Semiconductor manufacture using helium-assisted etch - Google Patents

Semiconductor manufacture using helium-assisted etch Download PDF

Info

Publication number
WO2001050511A1
WO2001050511A1 PCT/US2000/035131 US0035131W WO0150511A1 WO 2001050511 A1 WO2001050511 A1 WO 2001050511A1 US 0035131 W US0035131 W US 0035131W WO 0150511 A1 WO0150511 A1 WO 0150511A1
Authority
WO
WIPO (PCT)
Prior art keywords
etch
gas
substrate
inert gas
chip
Prior art date
Application number
PCT/US2000/035131
Other languages
French (fr)
Other versions
WO2001050511B1 (en
Inventor
Tammy Zheng
Original Assignee
Koninklijke Philips Electronics N.V.
Philips Semiconductors, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V., Philips Semiconductors, Inc. filed Critical Koninklijke Philips Electronics N.V.
Priority to EP00986720A priority Critical patent/EP1166346A1/en
Priority to KR1020017011029A priority patent/KR20010112294A/en
Priority to JP2001550791A priority patent/JP2003519914A/en
Publication of WO2001050511A1 publication Critical patent/WO2001050511A1/en
Publication of WO2001050511B1 publication Critical patent/WO2001050511B1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects

Definitions

  • the present invention relates generally to semiconductor devices and their fabrication and, more particularly, to semiconductor devices and their manufacture involving techniques for etching a semiconductor chip.
  • One common method for processing semiconductor wafers includes forming and modifying structure on the wafer using an etch process.
  • One particular etching application involves the formation of structure having a side wall profile, such as a gate electrode. Obtaining profiles near 90° is important for achieving desired performance levels from the chip. However, obtaining such a profile is difficult in many applications, such as in the formation of deep sub-micron gate structures having a thin gate oxide. When etching a deep sub-micron gate structure in a process such as an amorphous Si or poly-Si gate etch process, it is important to avoid etching down to the thin gate oxide.
  • One such method for etching a deep sub-micron gate structure involves the application of a selective high Si/SiO 2 etch process that does not etch down to the thin gate oxide.
  • the high Si/SiO 2 etch is deficient, however, in that the resulting profile from the etch is often tapered, which can result in a loss in performance of the structure.
  • Another method used in conjunction with the high Si/SiO 2 etch is the application of a high Cl 2 flow for improving the tapering profiles.
  • the addition of the high Cl 2 flow can improve the profile, it has drawbacks including the degradation of the Si/SiO 2 etch selectivity. For instance, the addition of the high Cl 2 flow can cause micro- trenching problems as well as severe etch side wall roughness.
  • the present invention is directed to a method for manufacturing a semiconductor device involving the formation of structure, such as a gate electrode, having an about vertical profile without degrading material below the structure.
  • structure such as a gate electrode
  • the present invention is exemplified in a number of implementations and applications, some of which are summarized below.
  • a semiconductor chip having a substrate formed over a thin oxide is processed.
  • a plasma is generated from an etch gas and an inert gas and is supplied to the chip, wherein the etch gas chemistry, the plasma power, and the pressure at which the plasma is applied are sufficient to maintain a high selectivity to the thin oxide.
  • the inert gas is supplied at a rate that is sufficient to achieve an about vertical side wall profile of the structure while maintaining the high etch selectivity.
  • the semiconductor chip is etched and a structure is formed using the substrate.
  • a semiconductor chip includes a structure having at least one side wall that is about vertical and an underlying thin oxide.
  • the structure is formed by patterning a mask over the structure and etching the chip with a highly selective etch gas an in the presence of an inert gas.
  • the inert gas facilitates the formation of about vertical side walls while not degrading the selectivity of the etch gas, thereby inhibiting the etching of the thin oxide.
  • FIG. 1 is a semiconductor chip having a substrate formed over a thin oxide, for use in connection with an example embodiment of the present invention
  • FIG. 2 shows the semiconductor chip of FIG. 1 having an etch gas and inert gas supplied to the substrate, according to an example embodiment of the present invention
  • FIG. 3 shows the semiconductor chip of FIG. 2, having undergone an etch process, according to another example embodiment of the present invention.
  • FIG. 4 is a flow diagram for processing a semiconductor chip, according to another example embodiment of the present invention.
  • the present invention is believed to be applicable for a variety of different types of semiconductor devices, and the invention has been found to be particularly suited for devices requiring or benefiting from the formation of structure having about vertical side walls. While the present invention is not necessarily limited to such devices, various aspects of the invention may be appreciated through a discussion of various examples using this context.
  • an inert gas such as helium
  • a conventional etch gas as it is supplied for etching a semiconductor chip substrate
  • the inert gas improves the profile while maintaining good etch selectivity to material such as oxide located in the chip.
  • FIG. 1 shows such a chip 100 having a substrate 120 formed over a thin gate oxide layer 110, and a mask 130 formed over a portion 140 of the substrate 120.
  • the substrate may, for example, include gate material such as poly-silicon or amorphous silicon.
  • the substrate includes an anti-reflective coating over the substrate 120.
  • FIG. 2 shows the chip 100 of FIG. 1 being etched.
  • a plasma 230 is generated from an etch gas 210 and an inert gas 220, and is then supplied to the substrate 120.
  • the etch gas 220 may, for example, include a plurality of gases.
  • the etch and inert gas supplies, the plasma power, and the etch pressure at which the plasma is supplied are sufficient to achieve about vertical side wall profiles 250 of the masked portion
  • an etch pressure of between about 5 - 100 mTorr, a plasma source power (for controlling the plasma density) of between about 50-400 W, and a plasma bias power (for controlling the energy supplied to the ions) of between about 10-200 W provide conditions adequate for achieving the about vertical side walls.
  • the mask 130 masks the portion 140 of the substrate, and the remaining substrate is etched, as shown in FIG. 3.
  • the resulting structure 340 formed from the masked portion 140 of the substrate has about vertical side walls 350.
  • the selectivity of the etch gas to the thin oxide layer 110, while in the presence of the inert gas is about infinite. The infinite selectivity permits the formation of the structure 340 without etching the thin oxide layer 110, thereby reducing the harmful effects of problems, such as microtrenching, associated with etch processes that are not as highly selective.
  • the inert gas can also improve the resulting structure by removing depositions on the side walls.
  • the etch and inert gas supply to the chip can be accomplished in various manners.
  • the chip 100 is placed in an etch chamber, and the gases are supplied to the chip via a supply to the etch chamber.
  • the etch gas 210 may include, for example, a typical etch gas chemistry used in highly selective Si/SiO 2 etch processes.
  • Helium can be supplied as the inert gas and used with the highly selective Si/Si0 2 etch chemistry for etching the chip.
  • the helium is supplied at a volumetric flow rate of between about 25- 500 seem.
  • the helium is supplied at a flow rate of at least about 500 seem.
  • the inert gas and the etch gas are mixed prior to their introduction to the chip.
  • the side walls 350 of the resulting structure 340 are shown to be close to vertical.
  • the resulting side walls have an included angle ⁇ of at least about 85°, and in another the included angle ⁇ is about 90°.
  • This resulting structure 340 is useful because vertical side walls exhibit improved performance over side walls having a tapered profile.
  • FIGs. 1-3 show one structure 340, it should be noted that a plurality of such structures may be formed on the chip.
  • the chip may be part of a semiconductor wafer having a plurality of chips, some or all of which having a structure formed in a similar manner.
  • the structure 340 in FIG. 3 may include a gate used in connection with a transistor.
  • the thin oxide 110 is a gate oxide
  • the chip 100 includes structure such as source and drain regions near the gate.
  • the present invention is particularly advantageous for the formation of deep sub-micron gate structure. For example, in one implementation a gate having a width of less than about 0.20 microns is formed. In another implementation a gate having a width of about 0.15 microns is formed. In still another implementation, a gate having a width of less than about 0.15 microns is formed.
  • FIG. 4 is a flow diagram of an example process for manufacturing a semiconductor chip, according to another example embodiment of the present invention.
  • a thin oxide layer is formed over a semiconductor chip at block 410.
  • a substrate such as gate material including poly- silicon or amorphous silicon, is formed over the oxide at block 420.
  • a mask material is patterned over the substrate at block 430, and the chip is then placed in an etch chamber at block 440.
  • the mask may be patterned, for example, for forming one or more gate structures on the chip.
  • a vacuum is drawn on the chamber at block 450, and an etch gas and an inert gas are supplied to the etch chamber and a plasma is generated at block 460.
  • the etch pressure is held about constant during the addition of the inert gas.
  • the plasma anisotropically etches the unmasked substrate in a manner that forms about vertical side wall profiles on the masked structures that are not etched.
  • the unmasked substrate is etched while etching little or none of the thin oxide layer.
  • the mask material is removed from the chip at block 470.
  • the chip may then be annealed or further processed in other manners.
  • a semiconductor chip is manufactured.
  • the chip includes a gate structure having at least one side wall that is about vertical and an underlying thin oxide.
  • the gate structure is formed by patterning a mask over the structure and etching the structure with a highly selective etch gas while in the presence of an inert gas.
  • the inert gas facilitates the formation of about vertical side walls while not degrading the selectivity of the etch gas.
  • the resulting gate profile has side walls that are about vertical, and the thin oxide layer is not etched due to the use and maintenance of the highly selective etch process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Drying Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

Semiconductor chip manufacturing is enhanced using a highly selective etching process that enables the formation of structure having near 90° side walls within the chip without degrading the selectivity. According to an example embodiment of the present invention, a plasma generated from an etch gas and an inert gas is used to etch a semiconductor chip having substrate formed over a thin oxide. The chip is etched at an etch pressure and plasma power that, when coupled with the etch gas chemistry, are sufficient to achieve high oxide selectivity. The inert gas supplied concurrently with the etch gas is sufficient to maintain an about vertical side wall profile of the substrate as it is etched without degrading the etch gas selectivity.

Description

SEMICONDUCTOR MANUFACTURE USING HELIUM-ASSISTED ETCH
Field of the Invention
The present invention relates generally to semiconductor devices and their fabrication and, more particularly, to semiconductor devices and their manufacture involving techniques for etching a semiconductor chip.
Background of the Invention
The semiconductor industry has recently experienced technological advances that have permitted dramatic increases in circuit density and complexity, and equally dramatic decreases in power consumption and package sizes. Present semiconductor technology now permits single-chip microprocessors with many millions of transistors, operating at speeds of hundreds of millions of instructions per second to be packaged in relatively small, air-cooled semiconductor device packages. Such technological advances are coupled with a heightened complexity of the manufacturing process and increasingly higher performance standards including reliability, speed, and consistency of semiconductor wafers.
As the manufacturing processes for semiconductor wafers become more complex, and as product performance standards for such wafers increase, methods for manufacturing these wafers become increasingly important. Not only is it important to ensure that individual chips are functional, it is also important to ensure that batches of chips perform consistently and meet performance standards. In addition, as technology advances, the cost of manufacturing the high tech wafers increases. The increased cost of wafers results in greater losses when the wafers are defective and must be repaired or thrown out.
One common method for processing semiconductor wafers includes forming and modifying structure on the wafer using an etch process. One particular etching application involves the formation of structure having a side wall profile, such as a gate electrode. Obtaining profiles near 90° is important for achieving desired performance levels from the chip. However, obtaining such a profile is difficult in many applications, such as in the formation of deep sub-micron gate structures having a thin gate oxide. When etching a deep sub-micron gate structure in a process such as an amorphous Si or poly-Si gate etch process, it is important to avoid etching down to the thin gate oxide.
Various methods have been used for improving the gate etch profiles. One such method for etching a deep sub-micron gate structure involves the application of a selective high Si/SiO2 etch process that does not etch down to the thin gate oxide. The high Si/SiO2 etch is deficient, however, in that the resulting profile from the etch is often tapered, which can result in a loss in performance of the structure. Another method used in conjunction with the high Si/SiO2 etch is the application of a high Cl2 flow for improving the tapering profiles. Although the addition of the high Cl2 flow can improve the profile, it has drawbacks including the degradation of the Si/SiO2 etch selectivity. For instance, the addition of the high Cl2 flow can cause micro- trenching problems as well as severe etch side wall roughness. These and other problems associated with etching semiconductor structure impede the ability to consistently manufacture reliable high-performance semiconductor wafers.
Summary of the Invention The present invention is directed to a method for manufacturing a semiconductor device involving the formation of structure, such as a gate electrode, having an about vertical profile without degrading material below the structure. The present invention is exemplified in a number of implementations and applications, some of which are summarized below.
According to an example embodiment of the present invention, a semiconductor chip having a substrate formed over a thin oxide is processed. A plasma is generated from an etch gas and an inert gas and is supplied to the chip, wherein the etch gas chemistry, the plasma power, and the pressure at which the plasma is applied are sufficient to maintain a high selectivity to the thin oxide. The inert gas is supplied at a rate that is sufficient to achieve an about vertical side wall profile of the structure while maintaining the high etch selectivity. The semiconductor chip is etched and a structure is formed using the substrate. According to another example embodiment of the present invention, a semiconductor chip includes a structure having at least one side wall that is about vertical and an underlying thin oxide. The structure is formed by patterning a mask over the structure and etching the chip with a highly selective etch gas an in the presence of an inert gas. The inert gas facilitates the formation of about vertical side walls while not degrading the selectivity of the etch gas, thereby inhibiting the etching of the thin oxide. The above summary of the present invention is not intended to describe each illustrated embodiment or every implementation of the present invention. The figures and detailed description which follow more particularly exemplify these embodiments.
Brief Description of the Drawings
The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawings, in which:
FIG. 1 is a semiconductor chip having a substrate formed over a thin oxide, for use in connection with an example embodiment of the present invention;
FIG. 2 shows the semiconductor chip of FIG. 1 having an etch gas and inert gas supplied to the substrate, according to an example embodiment of the present invention;
FIG. 3 shows the semiconductor chip of FIG. 2, having undergone an etch process, according to another example embodiment of the present invention; and
FIG. 4 is a flow diagram for processing a semiconductor chip, according to another example embodiment of the present invention.
While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims. Detailed Description
The present invention is believed to be applicable for a variety of different types of semiconductor devices, and the invention has been found to be particularly suited for devices requiring or benefiting from the formation of structure having about vertical side walls. While the present invention is not necessarily limited to such devices, various aspects of the invention may be appreciated through a discussion of various examples using this context.
In connection with an example embodiment of the present invention, it has been discovered that the addition of an inert gas, such as helium, to a conventional etch gas as it is supplied for etching a semiconductor chip substrate can improve the side wall profile of structure formed from the substrate during an etch process. In addition, the inert gas improves the profile while maintaining good etch selectivity to material such as oxide located in the chip.
According to an example embodiment of the present invention, a semiconductor chip having substrate formed over a thin oxide is etched. FIG. 1 shows such a chip 100 having a substrate 120 formed over a thin gate oxide layer 110, and a mask 130 formed over a portion 140 of the substrate 120. The substrate may, for example, include gate material such as poly-silicon or amorphous silicon. In one particular implementation, the substrate includes an anti-reflective coating over the substrate 120.
FIG. 2 shows the chip 100 of FIG. 1 being etched. A plasma 230 is generated from an etch gas 210 and an inert gas 220, and is then supplied to the substrate 120. The etch gas 220 may, for example, include a plurality of gases. The etch and inert gas supplies, the plasma power, and the etch pressure at which the plasma is supplied are sufficient to achieve about vertical side wall profiles 250 of the masked portion
140 while maintaining the high etch selectivity. In one example implementation, an etch pressure of between about 5 - 100 mTorr, a plasma source power (for controlling the plasma density) of between about 50-400 W, and a plasma bias power (for controlling the energy supplied to the ions) of between about 10-200 W provide conditions adequate for achieving the about vertical side walls.
The mask 130 masks the portion 140 of the substrate, and the remaining substrate is etched, as shown in FIG. 3. The resulting structure 340 formed from the masked portion 140 of the substrate has about vertical side walls 350. In one implementation, the selectivity of the etch gas to the thin oxide layer 110, while in the presence of the inert gas, is about infinite. The infinite selectivity permits the formation of the structure 340 without etching the thin oxide layer 110, thereby reducing the harmful effects of problems, such as microtrenching, associated with etch processes that are not as highly selective. In addition, the inert gas can also improve the resulting structure by removing depositions on the side walls.
The etch and inert gas supply to the chip can be accomplished in various manners. For instance, in one implementation the chip 100 is placed in an etch chamber, and the gases are supplied to the chip via a supply to the etch chamber. The etch gas 210 may include, for example, a typical etch gas chemistry used in highly selective Si/SiO2 etch processes. Helium can be supplied as the inert gas and used with the highly selective Si/Si02 etch chemistry for etching the chip. In one example implementation, the helium is supplied at a volumetric flow rate of between about 25- 500 seem. In another example implementation, the helium is supplied at a flow rate of at least about 500 seem. In still another example implementation, the inert gas and the etch gas are mixed prior to their introduction to the chip.
Referring again to FIG. 3, the side walls 350 of the resulting structure 340 are shown to be close to vertical. In one implementation, the resulting side walls have an included angle θ of at least about 85°, and in another the included angle θ is about 90°. This resulting structure 340 is useful because vertical side walls exhibit improved performance over side walls having a tapered profile. Although FIGs. 1-3 show one structure 340, it should be noted that a plurality of such structures may be formed on the chip. In addition, the chip may be part of a semiconductor wafer having a plurality of chips, some or all of which having a structure formed in a similar manner.
The structure formed using the combination of the etch and inert gases as described herein can be used for various applications in semiconductor device manufacture and processing. For example, the structure 340 in FIG. 3 may include a gate used in connection with a transistor. In one example implementation, the thin oxide 110 is a gate oxide, and the chip 100 includes structure such as source and drain regions near the gate. The present invention is particularly advantageous for the formation of deep sub-micron gate structure. For example, in one implementation a gate having a width of less than about 0.20 microns is formed. In another implementation a gate having a width of about 0.15 microns is formed. In still another implementation, a gate having a width of less than about 0.15 microns is formed.
FIG. 4 is a flow diagram of an example process for manufacturing a semiconductor chip, according to another example embodiment of the present invention. A thin oxide layer is formed over a semiconductor chip at block 410. After the oxide layer is formed, a substrate, such as gate material including poly- silicon or amorphous silicon, is formed over the oxide at block 420. A mask material is patterned over the substrate at block 430, and the chip is then placed in an etch chamber at block 440. The mask may be patterned, for example, for forming one or more gate structures on the chip. A vacuum is drawn on the chamber at block 450, and an etch gas and an inert gas are supplied to the etch chamber and a plasma is generated at block 460. In one implementation, the etch pressure is held about constant during the addition of the inert gas. The plasma anisotropically etches the unmasked substrate in a manner that forms about vertical side wall profiles on the masked structures that are not etched. The unmasked substrate is etched while etching little or none of the thin oxide layer. After etch is complete, the mask material is removed from the chip at block 470. Optionally, the chip may then be annealed or further processed in other manners.
In still another example embodiment of the present invention, a semiconductor chip is manufactured. The chip includes a gate structure having at least one side wall that is about vertical and an underlying thin oxide. The gate structure is formed by patterning a mask over the structure and etching the structure with a highly selective etch gas while in the presence of an inert gas. The inert gas facilitates the formation of about vertical side walls while not degrading the selectivity of the etch gas. In this manner, the resulting gate profile has side walls that are about vertical, and the thin oxide layer is not etched due to the use and maintenance of the highly selective etch process.
While the present invention has been described with reference to several particular example embodiments, those skilled in the art will recognize that many changes may be made thereto without departing from the spirit and scope of the present invention, which is set forth in the following claims.

Claims

What is claimed is:
1. A method for processing a semiconductor chip having a substrate formed over a thin oxide, the method comprising: supplying an etch gas including a chemistry sufficient to maintain a high selectivity to the thin oxide; while supplying the etch gas, supplying an amount of inert gas that is sufficient to achieve an about vertical side wall profile of the etched substrate while maintaining the high etch selectivity; and using the etch gas and the inert gas, generating a plasma and etching the semiconductor chip and forming a structure from the substrate.
2. The method of claim 1 , wherein generating a plasma and etching the semiconductor chip includes using a plasma source power, a plasma bias power, and an etch pressure that are sufficient to maintain a high selectivity to the thin oxide when used with the etch gas chemistry.
3. The method of claim 2, wherein the plasma source power is between about 50- 400 Watts; and wherein the plasma bias power is between about 10-200 watts; and wherein the etch pressure is between about 5-100 mTorr.
4. The method of claim 1, wherein the etch gas includes a gas used in a highly selective Si/SiO2 etch process.
5. The method of claim 1, wherein the inert gas flow rate is sufficient to achieve an at least about 85° side wall profile of the substrate.
6. The method of claim 1 , wherein the plasma does not etch the thin oxide.
7. The method of claim 1, and prior to supplying an etch gas, further comprising: forming a substrate having silicon on the semiconductor chip; patterning a mask material over the substrate; and placing the chip in an etch chamber.
8. The method of claim 1, further comprising drawing a vacuum on the chamber, wherein supplying an inert gas includes keeping the etch pressure about constant.
9. The method of claim 7, wherein the substrate includes amorphous silicon.
10. The method of claim 7, wherein patterning a mask material includes forming a layer of mask material over a gate portion of the substrate.
11. The method of claim 10, wherein etching the semiconductor chip includes forming a gate having side walls extending from an edge of the mask layer and about perpendicular to the layer of mask material.
12. The method of claim 1 , wherein supplying an etch gas and supplying an inert gas include mixing the inert gas with the etch gas.
13. The method of claim 1, further comprising annealing the chip subsequent to etching the chip.
14. The method of claim 1 , further comprising using the inert gas and removing depositions on the side wall.
PCT/US2000/035131 1999-12-30 2000-12-22 Semiconductor manufacture using helium-assisted etch WO2001050511A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP00986720A EP1166346A1 (en) 1999-12-30 2000-12-22 Semiconductor manufacture using helium-assisted etch
KR1020017011029A KR20010112294A (en) 1999-12-30 2000-12-22 Semiconductor manufacture using helium-assisted etch
JP2001550791A JP2003519914A (en) 1999-12-30 2000-12-22 Semiconductor manufacturing method using etching to add helium

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US47589299A 1999-12-30 1999-12-30
US09/475,892 1999-12-30

Publications (2)

Publication Number Publication Date
WO2001050511A1 true WO2001050511A1 (en) 2001-07-12
WO2001050511B1 WO2001050511B1 (en) 2001-11-22

Family

ID=23889598

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/035131 WO2001050511A1 (en) 1999-12-30 2000-12-22 Semiconductor manufacture using helium-assisted etch

Country Status (4)

Country Link
EP (1) EP1166346A1 (en)
JP (1) JP2003519914A (en)
KR (1) KR20010112294A (en)
WO (1) WO2001050511A1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5520770A (en) * 1990-09-28 1996-05-28 Seiko Epson Corporation Method of fabricating semiconductor device
EP0814500A2 (en) * 1996-06-17 1997-12-29 Applied Materials, Inc. Method for etching polycide structures

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5520770A (en) * 1990-09-28 1996-05-28 Seiko Epson Corporation Method of fabricating semiconductor device
EP0814500A2 (en) * 1996-06-17 1997-12-29 Applied Materials, Inc. Method for etching polycide structures

Also Published As

Publication number Publication date
EP1166346A1 (en) 2002-01-02
KR20010112294A (en) 2001-12-20
JP2003519914A (en) 2003-06-24
WO2001050511B1 (en) 2001-11-22

Similar Documents

Publication Publication Date Title
US8557706B2 (en) Substrate processing method
KR100500559B1 (en) Formation of a bottle shaped trench
KR100523365B1 (en) Methods and apparatus for removing photoresist mask defects in a plasma reactor
WO2006011996A2 (en) Methods and apparatus for the optimization of etch resistance in a plasma processing system
US6488863B2 (en) Plasma etching method
US6989332B1 (en) Ion implantation to modulate amorphous carbon stress
US6420193B1 (en) Repair of film having an SI-O backbone
US20220328307A1 (en) Methods for manufacturing semiconductor memory
KR100876170B1 (en) Semiconductor device manufacturing method
WO2001050511A1 (en) Semiconductor manufacture using helium-assisted etch
EP1166342A1 (en) Etch and ash photoresist removal process
US6489238B1 (en) Method to reduce photoresist contamination from silicon carbide films
US6794294B1 (en) Etch process that resists notching at electrode bottom
JPH0888213A (en) Formation of high density integrated circuit on semiconductor substrate
JPH03280532A (en) Manufacture of semiconductor device
JP3371179B2 (en) Wiring formation method
US20080150028A1 (en) Zero interface polysilicon to polysilicon gate for semiconductor device
JP3079656B2 (en) Dry etching method
KR20010019642A (en) Method for etching polysilicon gate
KR100701687B1 (en) Method for etching gate electrodes
JP2002261077A (en) Dry etching method
KR19980047652A (en) Polysilicon Etching Method
JP2001203185A (en) Method of manufacturing semiconductor device
KR20060073091A (en) Method of forming gate for semiconductor memory device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

ENP Entry into the national phase

Ref document number: 2001 550791

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020017011029

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2000986720

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: B1

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

B Later publication of amended claims
WWP Wipo information: published in national office

Ref document number: 2000986720

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2000986720

Country of ref document: EP