WO2000013232A1 - Through hole bump contact - Google Patents
Through hole bump contact Download PDFInfo
- Publication number
- WO2000013232A1 WO2000013232A1 PCT/US1999/000179 US9900179W WO0013232A1 WO 2000013232 A1 WO2000013232 A1 WO 2000013232A1 US 9900179 W US9900179 W US 9900179W WO 0013232 A1 WO0013232 A1 WO 0013232A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- plug
- circuit
- opening
- conductive
- width
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/361—Assembling flexible printed circuits with other printed circuits
- H05K3/363—Assembling flexible printed circuits with other printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09827—Tapered, e.g. tapered hole, via or groove
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the disclosures herein relate generally to solder ball electronic interconnections and more particularly to a via plug adapter for strengthening a solder ball connection in a beveled via.
- U.S. Patent 3,541,222 discloses a connector screen for interconnecting aligned electrodes of adjacent circuit boards or modules.
- the connector screen comprises a matrix of spaced conductive connector elements embedded in a supporting non-conducting material with the conductive connector elements protruding from both sides thereof.
- the size and spacing of the connector elements are chosen so that the connector screen can be disposed between the circuit boards or modules to provide the required interconnections between the electrodes without requiring alignment of the connector screen with respect to the boards or modules.
- a preferred method of making the connector screen involves forming a conductive mold having a grid pattern of ridges in a non-conductive base.
- the method is comprised of the following steps: forming a substrate having a pattern of conductors formed onto its top surface and preformed via-holes extending from the top to bottom surface; applying a droplet of flux at at least one of the preformed via-hole openings of the bottom surface of the substrate to fill the via-holes with flux by capillarity and form a glob of flux at the bottom openings; applying a solder preform, i.e.
- the resultant pinless metallized ceramic module has connections between the I/O's of the module interfacing with the next level of packaging (i.e., printed circuit boards), that consist of integral solder terminals.
- Each integral solder terminal comprises a column in the vias of the metallized ceramic substrate, a mound of solder at the top surface of the substrate and spherical solder bumps on the bottom level for making interconnections with the next level of packaging.
- a multi-layer circuit board includes electrical interconnections between adjacent circuit board layers of the multi-layer board.
- a via hole is provided through a circuit board layer.
- the via hole is filled with a via metal.
- the via metal is plated with a low melting point metal.
- An adhesive film is deposited over the circuit board layer. Adjacent layers of the multi-layer circuit board are stacked and aligned together. The layers are laminated under heat and pressure.
- the low melting point metal provides an electrical interconnection between adjacent layers.
- U.S. Patent 5,491,303 discloses an interposer for connecting two or more printed circuit boards comprising a circuit-carrying substrate with two or more solder pads on each of two sides.
- Each of the solder pads are connected to an electrically conductive via in the substrate, providing electrical interconnection from one side to the other side.
- Each solder pad has a solder bump on it.
- a circuit assembly is made by soldering the solder bumps on one side of the interposer to corresponding solder pads on a printed circuit board. The solder bumps on the other side of the interposer are likewise soldered to the corresponding solder pads of a second printed circuit board.
- U.S. Patent 5,600,884 describes an electrical connecting member, one surface of which is connected to a connecting section of a first electrical circuit member and another surface of which is connected to a connecting section of a second electrical circuit member.
- the electrical connecting member includes a holding member formed of an electrically insulative member.
- the holding member has a plurality of recess holes.
- the connecting member also includes a plurality of electrically conductive members provided in the electrically insulative member, insulated from each other. One end of the electrically conductive members is exposed on one surface of the holding member to be connected to the connecting section of the first electrical circuit member. Another end of the electrically conductive members is exposed on another surface of the holding member to be connected to the connecting section of the second electrical circuit member.
- U.S. Patent 5,726,497 discloses a method of manufacture of a semiconductor device on a silicon semiconductor substrate which comprises formation of a first stress layer on the semiconductor substrate, formation of an interconnect layer over the first stress layer, formation of a second stress layer on the interconnect layer, formation of an inter-metal dielectric (IMD) layer over the second stress layer, patterning and etching a via opening through the inter-metal dielectric layer and the second stress layer, exposing a contact area on the surface of the metal interconnect layer, and heating the device at a temperature sufficient to squeeze the metal interconnect layer up into the via.
- IMD inter-metal dielectric
- U.S. Patent 5,757,078 discloses a semiconductor device including a semiconductor chip having electrode pads, a package composed of a plurality of insulating films and adhered to the semiconductor chip by an adhesive agent.
- the package includes wiring patterns interposed between the plurality of insulating films. The wiring patterns are selectively connected to the electrode pads at one end, and to the plurality of electrically conductive protrusions at the other end, by means of via- holes.
- the semiconductor device further includes a plurality of electrically conductive protrusions extending from the outermost wiring patterns by way of the via-holes provided in the outermost insulating film.
- Japanese Application JP 10-41356 discloses a tape carrier that is used as the bonding medium when semiconductor elements are bonded to the outer part of a substrate board for a BGA application.
- An insulating film includes vias having straight or non-tapered walls.
- a conductive land is formed in the vias and solder balls have one side engaged with the lands inside of the vias. The remainder of each solder ball protrudes from the insulating film.
- This reliability is often directly related to the area of the solder connection to the flexible circuitry, as a common failure mode of this interconnection is the solder ball shearing through the solder material at the point of the minimum cross sectional area. Therefore, larger vias are desirable to increase the area in which shear stress is distributed to meet minimum solder ball interconnection reliability requirements.
- I/O's input/output
- routing density including smaller via sizes to allow electronic traces to route between solder ball via areas.
- Smaller vias require smaller via capture pads, thus, allowing more space to route electronic traces between printed circuit board interconnection vias.
- vias in the dielectric are made by punching, leaving a via through the dielectric with straight walls.
- Other methods include chemically dissolving the dielectric and laser drilling to expose the metal conductor of the flexible circuitry.
- Direct solder ball attachment to any of these via methods controls the solder ball interconnection reliability by means of the via size, such that, vias typically have to be larger than 0.200 mm in diameter to meet minimum reliability requirements for the electronic package. Therefore, what is needed is an apparatus and a method for providing a strong and reliable solder ball connection to flexible circuitry with small diameter vias and via capture pads so as to permit more space in which to route more electronic traces.
- a circuit comprises a substrate including a dielectric layer having a first surface and a second surface.
- a conductive layer is on the first surface.
- a beveled via is formed in the dielectric layer and has a first opening of a first width in the first surface, and a second opening of a second width in the second surface, greater than the first width.
- a conductive plug is formed in the via, connected to the conductive layer, and extends from adjacent the first opening toward the second opening. The plug terminates adjacent the second opening at a plug interface surface.
- a conductive solder ball is connected to the plug interface surface and extends to protrude from the second surface.
- a principal advantage of this embodiment is that the via adapter plug enables a reliable solder ball connection to flexible circuitry with small (less than 0.200 mm diameter) vias.
- solder ball interconnection reliability does not have to be compromised to accommodate the routing requirements of high I/O, fine pitch flex based IC packaging applications.
- a smaller via allows for a smaller via capture pad, thus, more space between via capture pads in which to route electronic traces.
- Fig. 1 is a side view illustrating an embodiment of a substrate interconnected to a circuit board by a plurality of solder balls.
- Fig. 1A is a top view illustrating a circular via opening.
- Fig. IB is a top view illustrating an oblong via opening.
- Fig. 2 is a side view illustrating an embodiment of a plug in a tapered via.
- Fig. 3 is another side view illustrating an embodiment of a plug in a tapered via.
- Fig. 4 is another side view illustrating an embodiment of a plug in a tapered via.
- Fig. 5 is a side view illustrating an embodiment of a substrate interconnected to a circuit board by a solder ball.
- Fig. 6 is a side view illustrating an embodiment of a two-layered substrate interconnected to a circuit board by solder ball.
- Fig. 7 is a side view illustrating an embodiment of a chip scale package including an IC chip connected to a substrate.
- Fig. 8 is a view of the substrate taken along line 8-8 of Fig. 7.
- a flexible circuit 10 comprises a substrate 12 formed of a flexible dielectric material.
- the substrate 12 is of a polymer or other suitable material having a thickness TI of from 12 micrometers to 25 micrometers.
- the polymer may be a polyimide, a polyester, or other known polymers for electronic applications.
- Substrate 12 also includes a first surface 14 and a second opposite surface 16.
- a conductive layer 18, of copper, gold plated copper, gold or other suitable material, is formed on first surface 14 and includes a plurality of conductive capture pads 20 and a plurality of conductive traces 22 routed between the capture pads 20.
- a plurality of beveled vias 24 are formed in substrate 12. Each via 24 has a first opening 26 of a first width Wl, in first surface 14, and a second opening 28 of a second width W2, in the second surface 16. Second width W2 is greater than first width Wl. Beveled via 24 includes a sidewall 30 which is sloped away from first surface 14 at an angle ⁇ of from 20 degrees to 80 degrees, and preferably at an angle of from 20 degrees to 45 degrees.
- First opening 26 is circular, Fig. 1 A, or oblong, Fig. IB or may be of another suitable shape and first width Wl is from 0.05 mm to 0.5 mm.
- a conductive plug 32, Figs 1 and 2 is formed in beveled via 24, and extends from a first plug interface surface 34, adjacent first opening 26, toward the second opening 28.
- Plug 32 terminates adjacent the second opening 28 at a second plug interface surface 36.
- the first plug interface surface 34 is connected to conductive capture pad 20.
- the second plug interface surface 36 is of a dome shape.
- Second plug interface surface 36 may be formed to terminate between first surface 14 and second surface 16, may be formed such that a portion of the dome extends outwardly from the second surface 16, Fig. 3, or may be formed such that the entire dome-like surface extends outwardly from the second surface 16, Fig. 4.
- a range of plug thickness or height T2 extending from first plug interface surface 34 to second plug interface surface 36 may vary, but is at least 5 microns, Fig. 2.
- a conductive solder ball 38, Fig. 5, is connected to second plug interface surface 36 at a first solder ball surface 40, and protrudes from second substrate surface 16.
- Solder ball 38 terminates at a second solder ball surface 42 which may engage a printed circuit board 44.
- Plug 32 and solder ball 38 may be formed of various suitable materials.
- plug 32 may be formed of a high temperature tin-lead solder engaged with solder ball 38 formed of a eutectic tin-lead solder.
- plug 32 may be formed of copper engaged with solder ball 38 formed of a tin-lead solder. Other combinations may be used which meet the conductivity requirement and meet the condition that they provide the plug material of a stronger shear strength than the solder ball material. As a further example, plug 32 may be formed of nickel engaged with solder ball 38 formed of a tin-lead solder. In addition, for improved bonding, an interface coating 46 may be provided between capture pads 20 and first plug interface surface 34. Coating 46 may be formed of a suitable material selected from gold, paladium and nickel-gold. Furthermore, bonding between plug 32 and solder ball 38 may be improved by another interface coating 48 therebetween. Coating 48 may be formed of a suitable material also selected from gold, paladium and nickel-gold.
- Beveled vias 24, Fig. 1 are spaced apart in a side-by-side configuration. Capture pads 20 are formed at each first opening 26. Therefore, capture pads 20 are also spaced apart in a side-by-side configuration. Spacing between vias 24 is of a center-to-center distance D of from 0.25 mm to about 1.27 mm. This spacing permits at least three traces 22 to pass between side-by-side capture pads 20.
- circuit 10 includes a substrate including a first dielectric layer 12a and a second dielectric layer 13.
- First dielectric layer 12a includes a first surface 14a and a second surface 16a.
- a conductive layer 18a is provided on first surface 14a between first dielectric layer 12a and second dielectric layer 13.
- a beveled via 24 is formed in first dielectric layer 12a as described and referred to above.
- the second dielectric layer 13 may be formed of a polymer material as described above.
- One of the layers 12a and 13 may be provided as a cover coat for the other layer.
- Well known tape ball grid array (TBGA) package typically includes a substrate having an integrated circuit (IC) mounted in a cavity that is surrounded by an array of vias. Leads from the IC interconnect to the vias.
- IC integrated circuit
- the chip scale package 100 includes a substrate 112 having a first surface 114 and a second surface 116.
- a surface area Al of first surface 114 is substantially the same as a second surface area A2 of an IC 150 mounted on substrate 112.
- a conductive layer 118 on portions of first surface 114 area is connected to IC 150 by leads 152.
- An adhesive layer 155 on surface 114 of substrate 112, and an adhesive layer 157 on IC 150 are interconnected by an interposer layer 154 therebetween.
- the interposer layer 154 may, for example, be a compliant material such as a foam or elastomeric material, or a non-compliant material such as a ceramic or a copper sheet.
- Substrate 112 includes a plurality of beveled vias 124, as described above. Each via includes a first opening 126 in first surface 114 and a second opening 128 in second surface 116. The second width being greater than the first width as herein described.
- a plug 132 is provided in each via to extend from adjacent the first opening 126 to adjacent the second opening 128 and terminating at a plug interface surface 136.
- a conductive solder ball 138 is connected to the plug interface surface 136 and extends to protrude from second surface 116 for connection to a printed circuit board 144.
- a plurality of solder balls 138 provide an array which is uniform across second surface 116 of substrate 112, without interruption by a commonly heretofore known space required for mounting an IC package on opposite surface 114.
- the principal advantages of these embodiments are that the via plug adapter enables a reliable solder ball connection to flexible circuitry with small (less than 0.200 mm diameter) vias. Using the via plug adapter concept, solder ball interconnection reliability does not have to be compromised to accommodate the routing requirements of high I/O, fine pitch flex based IC packaging applications.
- a smaller via allows for a smaller via capture pad, thus, more space between via capture pads in which to route electronic traces.
- 4 traces can be routed between capture pads with similar solder ball interconnection reliability as with 0.300 mm diameter vias that only allow routing of a single trace.
- the via plug adapter is a metal plug additively plated into a beveled via.
- a process such as solder reflow could be used to form the via plug.
- This via plug adapter is a frustum (the solid of a cone between two parallel planes) shaped metal feature with a slight dome shape at the second interface surface. As the z-direction thickness of the frustum grows within the beveled via, the surface area for traditional solder ball attachment grows dramatically creating a mechanical adapter allowing small vias to have similar solder ball interconnection reliability as with large via applications. Allowing small vias in the flexible circuit improves the routability of the flexible circuit to address higher I/O and finer pitch flex based BGA packaging applications.
- one embodiment provides a circuit comprising a substrate including a dielectric layer having a first surface and a second surface.
- a conductive layer is on the first surface.
- a beveled via is formed in the dielectric layer.
- the via has a first opening of a first width in the first surface and a second opening of a second width, in the second surface, greater than the first width.
- a conductive plug is connected to the conductive layer and is formed in the via and extends from adjacent the first opening toward the second opening. The plug terminates adjacent the second opening at a plug interface surface.
- a conductive solder ball is connected to the plug interface surface, and extends to protrude from the second surface.
- Another embodiment provides a circuit comprising a substrate including a dielectric layer having a first surface and a second surface.
- a conducted layer is on the first surface.
- a beveled via is formed in the dielectric layer.
- the via has a first opening of a first width in the first surface and a second opening of a second width in the second surface, greater than the first width.
- a conductive plug is connected to the conductive layer and is formed in the via and extends from adjacent the first opening toward the second opening. The plug terminates adjacent the second opening at a plug interface surface.
- a conductive solder ball has a first solder ball surface connected to the plug interface surface. The solder ball extends to protrude from the second surface and terminates at a second solder ball surface.
- a printed circuit board is engaged with the second solder ball surface.
- a circuit comprises a substrate including a dielectric layer having a first surface and a second surface.
- a pair of side-by-side beveled vias are formed in the dielectric layer.
- Each via has a first opening of a first width in the first surface, and a second opening of a second width in the second surface, greater than the first width.
- Each via includes a conductive plug having a first plug interface surface adjacent the first opening. Each plug extends from adjacent the first plug interface surface toward the second opening. Each plug terminates adjacent the second opening at a second plug interface surface.
- a conductive solder ball is formed at each via and has a first solder ball surface engaged with its respective second plug interface surface, and extends to protrude from the second surface.
- Each solder ball terminates at a second solder ball surface.
- a printed circuit board is engaged with the second solder ball surface.
- a conductive capture pad layer is engaged with the first interface surface of each plug to form side-by-side, spaced apart, capture pad layers.
- a plurality of conductive traces extend between the side-by-side capture pad layers.
- a further embodiment provides a method of attaching a solder ball to a via in a flexible circuit substrate. This is accomplished by forming a beveled via in the flexible circuit substrate having a first surface and a second surface. A first via opening is formed in the first surface and has a first width. A second via opening is formed in the second surface and has a second width, greater than the first width. A conductive layer is formed at the first opening. A conductive plug is formed in the beveled via connected to the conductive layer so that the plug extends from adjacent the first surface toward the second surface. The plug terminates at a plug interface surface adjacent the second surface. A conductive solder ball is engaged with the plug interface surface. The solder ball extends to protrude from the second surface.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99904023A EP1118119A1 (en) | 1998-08-27 | 1999-01-15 | Through hole bump contact |
CA002338550A CA2338550A1 (en) | 1998-08-27 | 1999-01-15 | Through hole bump contact |
JP2000568124A JP3898891B2 (en) | 1998-08-27 | 1999-01-15 | Via plug adapter |
IL14105199A IL141051A0 (en) | 1998-08-27 | 1999-01-15 | Through hole bump contact |
AU24513/99A AU2451399A (en) | 1998-08-27 | 1999-01-15 | Through hole bump contact |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/141,217 | 1998-08-27 | ||
US09/141,217 US6400018B2 (en) | 1998-08-27 | 1998-08-27 | Via plug adapter |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000013232A1 true WO2000013232A1 (en) | 2000-03-09 |
Family
ID=22494705
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/000179 WO2000013232A1 (en) | 1998-08-27 | 1999-01-15 | Through hole bump contact |
Country Status (10)
Country | Link |
---|---|
US (2) | US6400018B2 (en) |
EP (1) | EP1118119A1 (en) |
JP (1) | JP3898891B2 (en) |
KR (1) | KR100367126B1 (en) |
CN (1) | CN1192429C (en) |
AU (1) | AU2451399A (en) |
CA (1) | CA2338550A1 (en) |
IL (1) | IL141051A0 (en) |
TW (1) | TW463348B (en) |
WO (1) | WO2000013232A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1035579A3 (en) * | 1999-03-05 | 2001-03-07 | Altera Corporation | Fabrication method and strcuture of an integrated circuit package |
US6281571B1 (en) | 1999-03-26 | 2001-08-28 | Fujitsu Limited | Semiconductor device having an external connection electrode extending through a through hole formed in a substrate |
WO2002007218A1 (en) * | 2000-07-14 | 2002-01-24 | 3M Innovative Properties Company | Multi-metal layer circuit |
US6377475B1 (en) | 2001-02-26 | 2002-04-23 | Gore Enterprise Holdings, Inc. | Removable electromagnetic interference shield |
US6744640B2 (en) | 2002-04-10 | 2004-06-01 | Gore Enterprise Holdings, Inc. | Board-level EMI shield with enhanced thermal dissipation |
WO2004051748A1 (en) * | 2002-11-27 | 2004-06-17 | Freescale Semiconductor, Inc. | Solder bond pad with a convex shape |
EP1890872A1 (en) * | 2005-05-31 | 2008-02-27 | Texas Instruments Incorporated | Solder joints for copper metallization having reduced interfacial voids |
EP1968114A1 (en) * | 2007-03-06 | 2008-09-10 | Olympus Corporation | Semiconductor device |
US7446399B1 (en) | 2004-08-04 | 2008-11-04 | Altera Corporation | Pad structures to improve board-level reliability of solder-on-pad BGA structures |
EP2688099A3 (en) * | 2012-07-20 | 2016-11-23 | Fujitsu Limited | Wiring substrate, method for manufacturing wiring substrate, electronic device and method for manufacturing electronic device |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6400018B2 (en) * | 1998-08-27 | 2002-06-04 | 3M Innovative Properties Company | Via plug adapter |
US6400574B1 (en) * | 2000-05-11 | 2002-06-04 | Micron Technology, Inc. | Molded ball grid array |
JP2003318545A (en) * | 2002-04-22 | 2003-11-07 | Sony Corp | Multilayer printed wiring board and its manufacturing method |
KR100481216B1 (en) * | 2002-06-07 | 2005-04-08 | 엘지전자 주식회사 | Ball Grid Array Package And Method Of Fabricating The Same |
US7060624B2 (en) * | 2003-08-13 | 2006-06-13 | International Business Machines Corporation | Deep filled vias |
US8084866B2 (en) * | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
JP2005175128A (en) * | 2003-12-10 | 2005-06-30 | Fujitsu Ltd | Semiconductor device and manufacturing method thereof |
TWI273667B (en) * | 2005-08-30 | 2007-02-11 | Via Tech Inc | Chip package and bump connecting structure thereof |
DE102005055280B3 (en) * | 2005-11-17 | 2007-04-12 | Infineon Technologies Ag | Connecting elements for semiconductor components have mushroom shape with first metal area filling out indentations on top of insulating layer and with second metal area on containing refractory inter-metallic phases of metals of solder |
US7544304B2 (en) | 2006-07-11 | 2009-06-09 | Electro Scientific Industries, Inc. | Process and system for quality management and analysis of via drilling |
US7886437B2 (en) * | 2007-05-25 | 2011-02-15 | Electro Scientific Industries, Inc. | Process for forming an isolated electrically conductive contact through a metal package |
US7892441B2 (en) * | 2007-06-01 | 2011-02-22 | General Dynamics Advanced Information Systems, Inc. | Method and apparatus to change solder pad size using a differential pad plating |
JP5501562B2 (en) * | 2007-12-13 | 2014-05-21 | ピーエスフォー ルクスコ エスエイアールエル | Semiconductor device |
US8344522B2 (en) * | 2008-03-31 | 2013-01-01 | Sanyo Electric Co., Ltd. | Solder structure, method for forming the solder structure, and semiconductor module including the solder structure |
US7943862B2 (en) * | 2008-08-20 | 2011-05-17 | Electro Scientific Industries, Inc. | Method and apparatus for optically transparent via filling |
TWI468093B (en) * | 2008-10-31 | 2015-01-01 | Princo Corp | Via structure in multi-layer substrate and manufacturing method thereof |
TWI380423B (en) * | 2008-12-29 | 2012-12-21 | Advanced Semiconductor Eng | Substrate structure and manufacturing method thereof |
US8536458B1 (en) | 2009-03-30 | 2013-09-17 | Amkor Technology, Inc. | Fine pitch copper pillar package and method |
JP5195821B2 (en) * | 2010-06-03 | 2013-05-15 | 株式会社村田製作所 | Manufacturing method of electronic device |
US8492893B1 (en) * | 2011-03-16 | 2013-07-23 | Amkor Technology, Inc. | Semiconductor device capable of preventing dielectric layer from cracking |
TWI449271B (en) * | 2011-11-16 | 2014-08-11 | Dawning Leading Technology Inc | Electrical device with connection interface, circuit board thereof, and method for manufacturing the same |
CN104241231B (en) * | 2013-06-11 | 2017-12-08 | 南安市鑫灿品牌运营有限公司 | The preparation method of chip package base plate |
US9231357B1 (en) * | 2013-09-30 | 2016-01-05 | Emc Corporation | Mid-plane assembly |
US9935081B2 (en) * | 2014-08-20 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid interconnect for chip stacking |
CN105636365B (en) * | 2014-10-27 | 2018-03-13 | 健鼎(无锡)电子有限公司 | The preparation method of pinboard |
US10359565B2 (en) | 2017-02-07 | 2019-07-23 | Nokia Of America Corporation | Optoelectronic circuit having one or more double-sided substrates |
US10068851B1 (en) * | 2017-05-30 | 2018-09-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and method for manufacturing the same |
US20220183153A1 (en) | 2019-05-06 | 2022-06-09 | 3M Innovative Properties Company | Patterned article including electrically conductive elements |
US11605576B2 (en) * | 2019-06-25 | 2023-03-14 | Semiconductor Components Industries, Llc | Via for semiconductor devices and related methods |
TWI742991B (en) * | 2021-01-20 | 2021-10-11 | 啟耀光電股份有限公司 | Substrate structure and electronic device |
CN113038703B (en) * | 2021-03-17 | 2022-08-05 | 京东方科技集团股份有限公司 | Flexible circuit board, manufacturing method thereof and electronic equipment |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5203075A (en) * | 1991-08-12 | 1993-04-20 | Inernational Business Machines | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
EP0702404A2 (en) * | 1994-09-14 | 1996-03-20 | Nec Corporation | Semiconductor device |
EP0751565A2 (en) * | 1995-06-30 | 1997-01-02 | Nitto Denko Corporation | Film carrier for semiconductor device |
US5663594A (en) * | 1994-11-22 | 1997-09-02 | Nec Corporation | Ball grid array type of semiconductor device |
DE19702014A1 (en) * | 1996-10-14 | 1998-04-16 | Fraunhofer Ges Forschung | Chip module and method for producing a chip module |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3541222A (en) | 1969-01-13 | 1970-11-17 | Bunker Ramo | Connector screen for interconnecting adjacent surfaces of laminar circuits and method of making |
JPS6049652A (en) * | 1983-08-29 | 1985-03-18 | Seiko Epson Corp | Manufacture of semiconductor element |
EP0263222B1 (en) | 1986-10-08 | 1992-03-25 | International Business Machines Corporation | Method of forming solder terminals for a pinless ceramic module |
JPH03250628A (en) * | 1990-02-28 | 1991-11-08 | Hitachi Ltd | Semiconductor device |
US5130779A (en) * | 1990-06-19 | 1992-07-14 | International Business Machines Corporation | Solder mass having conductive encapsulating arrangement |
EP0501357B1 (en) | 1991-02-25 | 2003-06-04 | Canon Kabushiki Kaisha | Electrical connecting member and method of manufacturing the same |
JP3057130B2 (en) * | 1993-02-18 | 2000-06-26 | 三菱電機株式会社 | Resin-sealed semiconductor package and method of manufacturing the same |
US5401913A (en) * | 1993-06-08 | 1995-03-28 | Minnesota Mining And Manufacturing Company | Electrical interconnections between adjacent circuit board layers of a multi-layer circuit board |
US5491303A (en) | 1994-03-21 | 1996-02-13 | Motorola, Inc. | Surface mount interposer |
US5385868A (en) | 1994-07-05 | 1995-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Upward plug process for metal via holes |
US5945741A (en) * | 1995-11-21 | 1999-08-31 | Sony Corporation | Semiconductor chip housing having a reinforcing plate |
JP2763020B2 (en) | 1995-04-27 | 1998-06-11 | 日本電気株式会社 | Semiconductor package and semiconductor device |
JP3176542B2 (en) * | 1995-10-25 | 2001-06-18 | シャープ株式会社 | Semiconductor device and manufacturing method thereof |
JP3238074B2 (en) | 1996-07-25 | 2001-12-10 | 日立電線株式会社 | Tape carrier for semiconductor device |
US5973393A (en) * | 1996-12-20 | 1999-10-26 | Lsi Logic Corporation | Apparatus and method for stackable molded lead frame ball grid array packaging of integrated circuits |
US6114187A (en) * | 1997-01-11 | 2000-09-05 | Microfab Technologies, Inc. | Method for preparing a chip scale package and product produced by the method |
US6114763A (en) * | 1997-05-30 | 2000-09-05 | Tessera, Inc. | Semiconductor package with translator for connection to an external substrate |
US5977632A (en) * | 1998-02-02 | 1999-11-02 | Motorola, Inc. | Flip chip bump structure and method of making |
US5943597A (en) * | 1998-06-15 | 1999-08-24 | Motorola, Inc. | Bumped semiconductor device having a trench for stress relief |
US6400018B2 (en) * | 1998-08-27 | 2002-06-04 | 3M Innovative Properties Company | Via plug adapter |
-
1998
- 1998-08-27 US US09/141,217 patent/US6400018B2/en not_active Expired - Lifetime
-
1999
- 1999-01-15 IL IL14105199A patent/IL141051A0/en unknown
- 1999-01-15 JP JP2000568124A patent/JP3898891B2/en not_active Expired - Fee Related
- 1999-01-15 EP EP99904023A patent/EP1118119A1/en not_active Withdrawn
- 1999-01-15 CN CNB998100609A patent/CN1192429C/en not_active Expired - Fee Related
- 1999-01-15 WO PCT/US1999/000179 patent/WO2000013232A1/en active IP Right Grant
- 1999-01-15 CA CA002338550A patent/CA2338550A1/en not_active Abandoned
- 1999-01-15 AU AU24513/99A patent/AU2451399A/en not_active Abandoned
- 1999-01-15 KR KR10-2001-7002416A patent/KR100367126B1/en not_active IP Right Cessation
- 1999-09-22 TW TW088114625A patent/TW463348B/en not_active IP Right Cessation
-
2002
- 2002-04-26 US US10/132,960 patent/US6864577B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5203075A (en) * | 1991-08-12 | 1993-04-20 | Inernational Business Machines | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
EP0702404A2 (en) * | 1994-09-14 | 1996-03-20 | Nec Corporation | Semiconductor device |
US5663594A (en) * | 1994-11-22 | 1997-09-02 | Nec Corporation | Ball grid array type of semiconductor device |
EP0751565A2 (en) * | 1995-06-30 | 1997-01-02 | Nitto Denko Corporation | Film carrier for semiconductor device |
DE19702014A1 (en) * | 1996-10-14 | 1998-04-16 | Fraunhofer Ges Forschung | Chip module and method for producing a chip module |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6929978B2 (en) | 1999-03-05 | 2005-08-16 | Altera Corporation | Method of fabricating an integrated circuit package utilizing a conductive structure for improving the bond strength between an IC package and a printed circuit board |
US6462414B1 (en) | 1999-03-05 | 2002-10-08 | Altera Corporation | Integrated circuit package utilizing a conductive structure for interlocking a conductive ball to a ball pad |
EP1035579A3 (en) * | 1999-03-05 | 2001-03-07 | Altera Corporation | Fabrication method and strcuture of an integrated circuit package |
US6281571B1 (en) | 1999-03-26 | 2001-08-28 | Fujitsu Limited | Semiconductor device having an external connection electrode extending through a through hole formed in a substrate |
WO2002007218A1 (en) * | 2000-07-14 | 2002-01-24 | 3M Innovative Properties Company | Multi-metal layer circuit |
US6507118B1 (en) | 2000-07-14 | 2003-01-14 | 3M Innovative Properties Company | Multi-metal layer circuit |
US6377475B1 (en) | 2001-02-26 | 2002-04-23 | Gore Enterprise Holdings, Inc. | Removable electromagnetic interference shield |
US6744640B2 (en) | 2002-04-10 | 2004-06-01 | Gore Enterprise Holdings, Inc. | Board-level EMI shield with enhanced thermal dissipation |
WO2004051748A1 (en) * | 2002-11-27 | 2004-06-17 | Freescale Semiconductor, Inc. | Solder bond pad with a convex shape |
US7446399B1 (en) | 2004-08-04 | 2008-11-04 | Altera Corporation | Pad structures to improve board-level reliability of solder-on-pad BGA structures |
EP1890872A1 (en) * | 2005-05-31 | 2008-02-27 | Texas Instruments Incorporated | Solder joints for copper metallization having reduced interfacial voids |
EP1890872A4 (en) * | 2005-05-31 | 2015-04-22 | Texas Instruments Inc | Solder joints for copper metallization having reduced interfacial voids |
EP1968114A1 (en) * | 2007-03-06 | 2008-09-10 | Olympus Corporation | Semiconductor device |
EP2688099A3 (en) * | 2012-07-20 | 2016-11-23 | Fujitsu Limited | Wiring substrate, method for manufacturing wiring substrate, electronic device and method for manufacturing electronic device |
US9754830B2 (en) | 2012-07-20 | 2017-09-05 | Fujitsu Limited | Wiring substrate, method for manufacturing wiring substrate, electronic device and method for manufacturing electronic device |
Also Published As
Publication number | Publication date |
---|---|
TW463348B (en) | 2001-11-11 |
KR100367126B1 (en) | 2003-01-06 |
CN1192429C (en) | 2005-03-09 |
IL141051A0 (en) | 2002-02-10 |
US6864577B2 (en) | 2005-03-08 |
JP2002524857A (en) | 2002-08-06 |
EP1118119A1 (en) | 2001-07-25 |
US6400018B2 (en) | 2002-06-04 |
AU2451399A (en) | 2000-03-21 |
CN1315055A (en) | 2001-09-26 |
US20010045611A1 (en) | 2001-11-29 |
US20020113312A1 (en) | 2002-08-22 |
CA2338550A1 (en) | 2000-03-09 |
KR20010072971A (en) | 2001-07-31 |
JP3898891B2 (en) | 2007-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6864577B2 (en) | Via plug adapter | |
US5796589A (en) | Ball grid array integrated circuit package that has vias located within the solder pads of a package | |
US5875102A (en) | Eclipse via in pad structure | |
EP0863548B1 (en) | Mounting assembly of integrated circuit device and method for production thereof | |
US5591941A (en) | Solder ball interconnected assembly | |
US6889429B2 (en) | Method of making a lead-free integrated circuit package | |
US20010001505A1 (en) | Tape ball grid array with interconnected ground plane | |
KR20000057331A (en) | Tab tape ball grid array package with vias laterally offset from solder ball bond sites | |
KR100661044B1 (en) | Electronic device | |
US6441486B1 (en) | BGA substrate via structure | |
KR20000035210A (en) | Semiconductor device, connecting substrate therefor, and process of manufacturing connecting substrate | |
JP5157455B2 (en) | Semiconductor device | |
WO2000005936A1 (en) | Hybrid solder ball and pin grid array circuit board interconnect system and method | |
US8546186B2 (en) | Planar interconnect structure for hybrid circuits | |
KR100620875B1 (en) | Semiconductor device to be mounted on main circuit board and process for manufacturing same device | |
US8063481B2 (en) | High-speed memory package | |
KR100512810B1 (en) | A stack semiconductor package and it's manufacture method | |
JP2002151627A (en) | Semiconductor device and its manufacturing method and method for mounting | |
JPH08213748A (en) | Board and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 99810060.9 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 141051 Country of ref document: IL |
|
ENP | Entry into the national phase |
Ref document number: 2338550 Country of ref document: CA Ref document number: 2338550 Country of ref document: CA Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1999904023 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020017002416 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1999904023 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020017002416 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020017002416 Country of ref document: KR |