WO1987005746A1 - Puce et tranche doublees avec de l'aluminium - Google Patents
Puce et tranche doublees avec de l'aluminium Download PDFInfo
- Publication number
- WO1987005746A1 WO1987005746A1 PCT/US1987/000573 US8700573W WO8705746A1 WO 1987005746 A1 WO1987005746 A1 WO 1987005746A1 US 8700573 W US8700573 W US 8700573W WO 8705746 A1 WO8705746 A1 WO 8705746A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- aluminum
- gold
- layer
- attachment
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- This invention relates to an aluminum-backed wafer and chip substrates produced therefrom for attachment to any lead frame package and to a process for producing same.
- the invention also relates to a package having an eutectic mounted aluminum-backed chip and to a method of producing such packages.
- a wafer such as a thin insulating disc, usually silicon, having a large number of identical circuits formed on its face or top surface is first fabricated.
- the back of each chip is mounted or secured onto a package receiving surface such as a cavity or tab of a package housing. This mounting or securing of the chip back is generally obtained by way of .a thin layer of gold plating on the package cavity or tab which is used as the bonding agent.
- This mounting or securing is usually accomplished by heating the receiving surface of a package and by use of mild pressure and slight relative motion, called “scrubbing", between the back of the chip and the package receiving surface. Scrubbing can be accomplished by placing the back of the chip: onto the heated surface of the receiving package, onto full gold preform on the surface of the receiving package and wait- ing for the preform to melt, or, into previously placed and molten silicon/gold or other eutectic preform.
- the mounting of the chip to such a package receiving surface or housing has not been entirely satisfactory for a number of reasons but especially because of the incompleteness of the bonding contact between the back side of the chip and the receiving surface of the package to which the chip is being mounted.
- the backside surface area of the chip In generaly only about 10 to about 70%, usually only about 20 to 30%, of the backside surface area of the chip is in bonding contact or attachment with the receiving surface of the package. This limited contact area between chip back side and receiving surface of the package produces numer ⁇ ous undesirable and detrimental results.
- the limited contact area produces a mismatch in the coefficients of thermal expansion of the attached and non-attached regions of the chip back, leading to differing rates of thermal expansion across the bottom or back of the chip, thus causing or resulting in undesirable non-uniform thermal expansion stresses in the top or circuit surface regions of the chip.
- non-hermetic type plastic packaging due to the compres- sive forces of the plastic molding compound causing the chip to bend or distort, and thus resulting in non-uniform compressional stresses on the top surface of the chip.
- These non-uniform streesses produced by the incomplete chip-package attachment condition mentioned result in uneven and changeable eletrical performance of the chip circuit or can render the circuit inoperable for its in ⁇ tended purpose or lead to early failure of the chip circuit.
- a chip could be provided which enable essentially 100% attachment of its back surface to the receiving surface of a package. and that such would eliminate or minimize the aforemen ⁇ tioned deficiencies of partial chip backside attachment, while avoiding the unwanted results of a polymeric or silver/glass chip attach system.
- a chip which provides essentially 100 % attachment of its back surface to the receiving surface of a package is provided by coating the silicon back surface of a silicon wafer, from which the chip is produced, with an attachment coating of aluminum.
- Individual aluminum-backed chips produced by cutting such aluminum-backed silicon wafers into chips can then be eutectically mounted to the receiving surface, such as a cavity or tab, of any suitable package, such as a metal can header, sidebraze, cerdip, plastic package or the like, for achieving essentially 100% attachment.
- a coating of aluminum is deposited as an attachment coating on the back side, opposite the electronic circuits, of a wafer.
- a typical wafer may be about 5 inches in diameter and about 25 mils in thickness and be capable of being divided into 500 to 12,000 chips. Individual chips are then produced from such aluminum-backed wafers by separation in a conventional manner, such as by diamond scribing, laser scribing or saw- ing and the like.
- the aluminum-backed chip produced from such aluminum-backed wafers can be mounted to a cavity or tab or other receiving surface of any suitable package using an eutectic preform, and the resulting bonding con ⁇ tact area between the chip back side and the receiving sur- face of the package will generally be in the range of from about 90 to 100%, usually at least 97 or 98%.
- the resultin packaged devices have virtually eliminated or significantly reduced the effects of the detrimental stresses due to non- uniform thermal expansion and thermal dissipation as well as compressional forces resulting from the prior art relatively high percentage area of non-attachment between the chip back side and the receiving surface of the package.
- the packaged products of this invention having bonding contact areas of attachment of from 90 to 100%, and usually at least 97 or 98%, have a coefficient of expansion across the chip that is essentially equalized and normalized resulting in reduced stresses in the top or circuit side of the chip.
- the packaged products of the invention provide thermal dissipation across essentially the entire back side of the attached chip essentially equalizing and normalizing thermal gradients, thereby producing a more uniform thermal gradient across the chip and thus reducing the thermally induced stresses.
- due to the high degree of attachment or bonding contact between the chip back side and the receiving surface of the package significantly reduced bending or compressional stress is obtained and compressional stresses are more uniformly equalized and normalized throughout the chip.
- the aluminum attachment coating on the chip back side prevents or inhibits undesirable gold diffusion into the backside of the chip.
- the chip can now be attached or mounted to other materials in addition to gold, such as for example, to copper, aluminum and nickel, thereby often eliminating the nec- cessity for more expensive gold receiving surfaces in the packages. Since the aluminum-backed chip is mounted with a eutectic preform, preferably a silicon/gold eutec ⁇ tic preform, a lower temperature melt at the receiving surface of the package can be employed, and good uniform contact is obtained by scrubbing the chip and the receiv- ing surface together.
- the circuits on the chip exhibit excellent matching when mounted onto a package in accordance with this invention, even after thermal cycling over the relatively large thermal range of -55 ⁇ C to 125°C for 15 cycles, when direct exposure of the chip surface and the package.
- the change in resistance of resistors on chips mounted according to this invention and subject to the aforementioned relatively severe thermal cycling, measured before and after thermal cycling was generally less than 0.003% and usually only 0.001% or less.
- adhesion of the chip to the chip receiving surface of the package remained excellent, and there was no cracking or separation of the chip.
- aluminum is deposited as an attachment coating on the back side of a wafer.
- the deposition of the aluminum coating can be accomplished either before or after passivation of the wafer, although generally, and most preferably, deposi ⁇ tion is done after passivation of the finished wafer and prior to cutting of the wafer into many individual chips.
- deposition of the aluminum attachment layer on the back side of the wafer can be done with or without removal of any oxide layer built up on the wafer back side.
- the deposition of the aluminum attach ⁇ ment coating on the back side of the wafer is done after passivation of the wafer, and after any oxide surface has been removed from the back side of the wafer. Neces ⁇ sity for removal of any oxide layer from the back side can of course be avoided by preventing any oxide from originally occurring on the wafer back side before aluminizing.
- oxide is to be removed from the wafer back side before aluminum deposition, the removal can be accomplished after fabrication of the wafer or within the main wafer fabrication process. Removal of the oxide from the wafer back side can be done by conven ⁇ tional plasma, chemical or sputter etch techniques, for example. It will be appreciated that during removal of oxide after fabrication of the wafer, the circuit (front or top) side of the wafer is to be protected by use of a photoresist deposited on the top side so as to avoid any damage thereto during etch of the wafer back side.
- Deposition of the aluminum attachment layer onto the back side of a wafer, from which the oxide layer may or may not have been removed can be accom ⁇ plished by any suitable deposition techniques capable of depositing a thin uniform aluminum layer: for example, such as by deposition from the vapor state by evapora- tion, or by sputter (ion bombardment) deposition. If the oxide layer is to be removed by a sputter etch, the subsequent deposition of the aluminum layer may, if desired, be sputter deposited as part of the same vacuum process. Generally, the evaporation methods of deposition are preferred.
- the thickness of the aluminum attachment layer deposited on the back side of the wafer will generally be at least 5,000 A thick, preferably from about 10,000 to about 30,000 A and most preferably about 15,000 A thick.
- Wafers, on which an aluminum attachment layer has been deposited on the back side thereof, are then separated into individual chips for mounting onto a receiving area of a package, such as for example, onto a cavity or onto a tab of any suitable lead frame package.
- Attachment or mounting of the aluminum-backed chip to the receiving area of the package is by way of an eutec- tic preform material.
- Mounting at about 370 to about 450°C, generally at about 380 to 425°C and preferably at about 390°C, is obtained with a gold eutectic preform.
- gold preforms such as for example, gold/ tin, gold/germanium and gold/tin/silicon preforms and the like which cause the aluminum to bond to the package may also be employed.
- Another advantage obtained with the aluminum- backed chips of this invention is the reduction or pre ⁇ vention of diffusion of gold into the back side of the silicon die. Since aluminum will be absorbing or alloy ⁇ ing with the eutectic materials, not as much or no gold is diffused into the back side of the silicon wafer or chip. If desired, a covering of the aluminum-backed wafer by an additional conductive barrier film layer of any suitable barrier material, such as titanium or tungsten or the like may be employed. This additional barrier layer can be deposited on the first aluminum layer, and then a second aluminum attachment layer deposited so as to cover the barrier layer for prevent ⁇ ing diffusion of gold into the back side of the silicon wafer.
- a conductive barrier film layer may first be deposited on the back side of the silicon wafer before deposition of the aluminum attachment layer.
- Prevention or substantial elimination of such undesired gold diffusion into the back side of the sili ⁇ con wafer is also obtained by this invention since the presence of an aluminum attachment layer on the wafer back side allows the use of a lower temperature of the gold eutectic preform at the receiving surface of the package cavity or tab during mounting of the aluminum- backed chip.
- the aluminum backed circuit chips of this invention may be mounted to one another, in either back-to-back or back- to-front relationship, such as for use in sensor prod- ucts or other die - die mounted products.
- the aluminum backed side of a first chip may be etched to a pattern to match all or a portion of the circuit on the top side of a second such chip and the etched aluminum pattern of the first chip connected to all or a portion of the circuit on the top side of the second chip by way of etched vias in the first chip.
- the aluminum backed side of a first chip could be similarly mounted to the aluminum backed side of a second chip.
- attachment of the chips in front-to-back or back-to-back relationship could ' be accomplished, for example, by using gold preforms, preferably a gold/silicon preform, and conventional chip attachment or by bonding with locally applied ultrasonic or thermosonic energy or by soldering using an appropriate preform.
- gold preforms preferably a gold/silicon preform
- conventional chip attachment or by bonding with locally applied ultrasonic or thermosonic energy or by soldering using an appropriate preform.
- Silicon wafers having circuits formed on the front surface thereof are fabricated according to any of the many known and varied techniques for producing same. After passivation of the wafers, the back sur ⁇ face of the wafers are, if desired, freed of any resid ⁇ ual oxide by sand blasting followed by plasma or chemi- cal etching. Thereafter, an attachment layer of alu ⁇ minum of a thickness of about 15,000 A is deposited on the wafer back side by sputtering using a Perkin Elmer 4400 sputter machine with an argon gas ambient at a pressure of about 7 microns, for example, while protecting the top surface (circuit) side of the wafer by any known protection techniques. The wafers are placed in the sputtering machinery with the top or cir ⁇ cuit side facing down, thus shielding the front side, and the wafer back side is exposed for collection of the sputtered aluminum.
- the wafers are cut into individual chips, such as for example, by wafer sawing or the like.
- the resulting individual aluminum-backed chip is then attached to the receiving surface of a package by way of a gold eutectic preform material, such as a gold/silicon eutectic preform.
- a gold eutectic preform material such as a gold/silicon eutectic preform.
- the individual chip is attached to the gold cavity of a sidebraze package by a 98/2 weight percent gold/silicon eutectic preform at 390°C by scrubbing the aluminum-backed chip into the gold cavity.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Les contraintes non-uniformes dues à la compression, à la dissipation thermique et à la dilatation thermique dans des dispositifs à puce condititionnés en boîtiers sont éliminées ou sensiblement réduites en appliquant une couche d'aluminium sur la face arrière des tranches d'où les puces elles-mêmes, qui doivent être montées dans le dispositif à puce en boîtiers, sont produites. Les puces doublées d'aluminium produites à partir des tranches doublées d'aluminium peuvent être fixées sur des cavités ou des languettes de boîtiers de sorte qu'une fixation ou d'un contact de liaison à 100% de la face arrière de la puce sur le boîtier est obtenu lorsque la puce y est rattachée avec un matériau de préforme eutéctique en or.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US84128286A | 1986-03-19 | 1986-03-19 | |
US841,282 | 1986-03-19 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1987005746A1 true WO1987005746A1 (fr) | 1987-09-24 |
Family
ID=25284488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1987/000573 WO1987005746A1 (fr) | 1986-03-19 | 1987-03-10 | Puce et tranche doublees avec de l'aluminium |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0263146A1 (fr) |
WO (1) | WO1987005746A1 (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4105592A1 (de) * | 1991-02-22 | 1992-08-27 | Messerschmitt Boelkow Blohm | Verfahren zum flaechenhaften verbinden von siliziumhalbleiterscheiben |
US5693574A (en) * | 1991-02-22 | 1997-12-02 | Deutsche Aerospace Ag | Process for the laminar joining of silicon semiconductor slices |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1139345A (en) * | 1965-05-28 | 1969-01-08 | Asea Ab | Semi-conductor devices |
US3781596A (en) * | 1972-07-07 | 1973-12-25 | R Galli | Semiconductor chip carriers and strips thereof |
US3925808A (en) * | 1974-08-08 | 1975-12-09 | Westinghouse Electric Corp | Silicon semiconductor device with stress-free electrodes |
US4074342A (en) * | 1974-12-20 | 1978-02-14 | International Business Machines Corporation | Electrical package for lsi devices and assembly process therefor |
US4349691A (en) * | 1977-04-05 | 1982-09-14 | Solarex Corporation | Method of making constant voltage solar cell and product formed thereby utilizing low-temperature aluminum diffusion |
US4454528A (en) * | 1978-11-09 | 1984-06-12 | Zilog, Inc. | Low resistance backside preparation for semiconductor integrated circuit chips |
US4500904A (en) * | 1979-11-30 | 1985-02-19 | Hitachi, Ltd. | Semiconductor device |
-
1987
- 1987-03-10 WO PCT/US1987/000573 patent/WO1987005746A1/fr unknown
- 1987-03-10 EP EP87902270A patent/EP0263146A1/fr not_active Withdrawn
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1139345A (en) * | 1965-05-28 | 1969-01-08 | Asea Ab | Semi-conductor devices |
US3781596A (en) * | 1972-07-07 | 1973-12-25 | R Galli | Semiconductor chip carriers and strips thereof |
US3925808A (en) * | 1974-08-08 | 1975-12-09 | Westinghouse Electric Corp | Silicon semiconductor device with stress-free electrodes |
US4074342A (en) * | 1974-12-20 | 1978-02-14 | International Business Machines Corporation | Electrical package for lsi devices and assembly process therefor |
US4349691A (en) * | 1977-04-05 | 1982-09-14 | Solarex Corporation | Method of making constant voltage solar cell and product formed thereby utilizing low-temperature aluminum diffusion |
US4454528A (en) * | 1978-11-09 | 1984-06-12 | Zilog, Inc. | Low resistance backside preparation for semiconductor integrated circuit chips |
US4500904A (en) * | 1979-11-30 | 1985-02-19 | Hitachi, Ltd. | Semiconductor device |
Non-Patent Citations (1)
Title |
---|
IEEE Transactions on Electron Devices, Vol. ED-15, No. 9. issued September 1968, KRAYNAK et al, "Wafer-Chip Assembly for Large- Scale Integration", see pages 660-663. * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4105592A1 (de) * | 1991-02-22 | 1992-08-27 | Messerschmitt Boelkow Blohm | Verfahren zum flaechenhaften verbinden von siliziumhalbleiterscheiben |
US5693574A (en) * | 1991-02-22 | 1997-12-02 | Deutsche Aerospace Ag | Process for the laminar joining of silicon semiconductor slices |
Also Published As
Publication number | Publication date |
---|---|
EP0263146A1 (fr) | 1988-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4866505A (en) | Aluminum-backed wafer and chip | |
EP1043772B1 (fr) | Procédé d'empaquetage et de montage d'un dispositif semiconducteur | |
US7271494B2 (en) | Adhesion by plasma conditioning of semiconductor chip surfaces | |
US3716907A (en) | Method of fabrication of semiconductor device package | |
US4652336A (en) | Method of producing copper platforms for integrated circuits | |
KR100608960B1 (ko) | 반도체 칩을 유기 기판에 직접 부착하는 방법 | |
US4172907A (en) | Method of protecting bumped semiconductor chips | |
US4086375A (en) | Batch process providing beam leads for microelectronic devices having metallized contact pads | |
KR20030003696A (ko) | 전자장치 패키칭 | |
US6060343A (en) | Method of forming an integrated circuit device having cyanate ester buffer coat | |
JPH07142518A (ja) | リードフレームならびに半導体チップおよびそれを用いた半導体装置 | |
WO1987005746A1 (fr) | Puce et tranche doublees avec de l'aluminium | |
JP3167813B2 (ja) | 半導体集積回路装置およびその製造方法 | |
GB2027272A (en) | Semiconductor devices | |
JP2684387B2 (ja) | 電子装置およびその作製方法 | |
JPH01261850A (ja) | 樹脂封止型半導体装置 | |
US20040004283A1 (en) | Direct attachment of semiconductor chip to organic substrate | |
US9806034B1 (en) | Semiconductor device with protected sidewalls and methods of manufacturing thereof | |
JPS58166748A (ja) | 半導体装置 | |
JP2551405B2 (ja) | 半導体装置の製造方法 | |
JPS62104141A (ja) | 半導体装置 | |
KR970003908B1 (ko) | 웨이퍼의 마운팅 방법 | |
JP3405180B2 (ja) | 半導体圧力センサ用台座のメタライズ層の形成方法及びメタライズ用治具の製造方法 | |
JPS5850756A (ja) | バンプ形成方法 | |
JPS6223135A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE FR GB IT LU NL SE |