WO1987004858A1 - Method for producing integrated circuit interconnects - Google Patents

Method for producing integrated circuit interconnects Download PDF

Info

Publication number
WO1987004858A1
WO1987004858A1 PCT/GB1987/000052 GB8700052W WO8704858A1 WO 1987004858 A1 WO1987004858 A1 WO 1987004858A1 GB 8700052 W GB8700052 W GB 8700052W WO 8704858 A1 WO8704858 A1 WO 8704858A1
Authority
WO
WIPO (PCT)
Prior art keywords
metal
mask
technique
integrated circuit
film
Prior art date
Application number
PCT/GB1987/000052
Other languages
French (fr)
Inventor
Brian David Williams
Original Assignee
Plessey Overseas Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Plessey Overseas Limited filed Critical Plessey Overseas Limited
Publication of WO1987004858A1 publication Critical patent/WO1987004858A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684—Smoothing; Planarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
    • H01L2221/1005—Formation and after-treatment of dielectrics
    • H01L2221/101—Forming openings in dielectrics
    • H01L2221/1015—Forming openings in dielectrics for dual damascene structures
    • H01L2221/1031—Dual damascene by forming vias in the via-level dielectric prior to deposition of the trench-level dielectric

Definitions

  • the present invention concerns improvements in or relating to methods for producing integrated circuit interconnects.
  • the size of an integrated circuit is very often determined by the area taken up by the interconnection pattern. This is especially so as VLSI circuit components can be produced with minimum feature sizes less than two microns, and processes for even finer feature size, micron and submicron, are emerging from current development. Background Art
  • a most common technique for defining interconnection pattern is to cover device features with a metallisation layer and by means of photolithographic technique, etching back to leave a desired interconnection, pattern in relief.
  • Another known alternative is to deposit metal over a patterned mask and to lift off metal from above raised parts of the mask by etching away the mask structure. Examples or this lift-off technique are described in United Kingdom Patent Application: 2059679; 2012490; and 1113489. In this technique the deposited metal is surface covering, not conformal, and mask material is exposed through breaks between the interconnect mask and the mask covering metal. Yield, however, can be very poor.
  • the metallisation is deposited as a thin layer and that the interconnect pattern resulting is comprised of conductors of very low aspect ratio ie. many times less in thickness than in width (cf approx. luuei depth to 5u_m width). It has hitherto therefore been necessary to space integrated circuit components by amounts significantly greater than the minimum feature size in order to accomodate interconnection pattern. For given components, therefore, semiconductor area is far from optimised and component packing density is limited. Disclosure of the Invention
  • the present invention is intended to provide a method whereby interconnect conductors can be defined, which whilst having comparable cross-section area to that provided conventionally, have significantly greater aspect ratio - eg. 2 to 1, or greater ratio of thickness to width.
  • a method for producing integrated circuit interconnects comprising the following steps:- covering the surface of a prepared semiconductor wafer with a thick film of dielectric material, this film being of a thickness at least one half of the width of metal interconnection track to be defined; depositing and defining, on the surface of the covering film of dielectric, a mask of etch-resistant material, this mask including windows the widths of which are equal to the width of metal interconnection track to be defined; using an anisotropic etch technique, etching channels in the dielectric material to expose integrated circuit components in the underlying semiconductor substrate; using a conformal technique for metal deposition, depositing metal to completely infill the etched channels and to cover the surface of the dielectric film, the deposited channel metal and covering metal thereby being formed as an unbroken layer; and, etching back to remove surplus metal covering the surface of the dielectric film to define thus a metal track interconnection pattern.
  • a dielectric film of polyimide material is preferred. This may be covered by a mask of, for example, titanium (Ti), chromium (Cr) or tungsten (W) metal. These specified materials are relatively resistant to oxygen plasma reactive ion etchant, which later may be used to etch the channels.
  • chemical vapour deposition is preferred, in particular, chemical vapour deposition of the type wherein growth rate is limited by surface reaction and not by the transport of reactants or products to or from the semiconductor wafer surface.
  • An example is low pressure chemical vapour deposition of the metal tungsten (W)
  • surplus tungsten metal as also tungsten mask material may be removed by a single step using for example a fluorine rich plasma.
  • the method aforesaid enables the lateral broad dimension (width) of interconnections to be reduced so as to reduce the area consumed by metal track but the current carrying capability nonetheless is retained because the vertical dimension can be more readily increased by this approach than by conventional means
  • the track thickness may indeed exceed track width where interconnection is formed by the method aforesaid Brief Introduction of the Drawings
  • a thin film 9 of tungsten metal material has been deposited onto the surface of the dielectric thick film 7 and following deposition of photoresist, mask exposure and selective etching, has been patterned to define an etch-resistant mask - ie. a mask resistant to the following etch step of this method.
  • the window pattern matches that of the interconnection configuration to be defined by later steps of this method.
  • the exposed polyimide material is then etched anisotropically to produce channels 11 extending down to the surface of the silicon wafer 1, again exposing the contact regions. This step is performed using an oxygen plasma reactive ion etchant (RIE). See figure 2.
  • RIE oxygen plasma reactive ion etchant
  • Tungsten metal 13 is now deposited using a highly conformal method of deposition, the heterogeneous reduction of tungsten hexafluoride by hydrogen at low pressure and at a temperature in the region of 400°c, for example. See figure 3.
  • aluminium metal which may be deposited by a chemical method (eg. by pyrolysis of triisobutyl- aluminium, and silicon dioxide dielectric material are alternatives.
  • appropriate alternative etchants in both instances could be quite complex reactant gas mixtures; for etching silicon dioxide a Fluorocarbon based gas would be used and for etching aluminium, chlorine rich plasma is suitable.
  • the invention will have application to- VLSI circuitry manufacture especially where minimum feature sizes are less than two microns.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method for producing metal interconnect tracks which have a thickness at least as great as one half of their width. This is to allow closer spacing of integrated circuit components and thus a more optimal use of semiconductor surface space. The method (fig. 3) is based upon deposition of a relatively thick film (7) of dielectric (2 $g(m)m) and the delineation of this film (7) using an etch resistant mask (9) and an anisotropic etch technique, this technique defining deep channels two microns or less in width to contain interconnect metal. Metal (13) is deposited by a conformal technique to infill the channels and thereafter surplus metal removed to define an interconnection pattern of metal tracks (15). In one example described, polyimide dielectric material is etched by oxygen plasma using a tungsten mask, and interconnect tungsten metal deposited by low pressure chemical vapour deposition. Alternatively, silicon dioxide dielectric material and aluminium masks and metallisation material may be employed with appropriate etchants.

Description

METHOD FOR PRODUCING INTEGRATED CIRCUIT INTERCONNECTS Technical Field
The present invention concerns improvements in or relating to methods for producing integrated circuit interconnects. The size of an integrated circuit is very often determined by the area taken up by the interconnection pattern. This is especially so as VLSI circuit components can be produced with minimum feature sizes less than two microns, and processes for even finer feature size, micron and submicron, are emerging from current development. Background Art
A most common technique for defining interconnection pattern is to cover device features with a metallisation layer and by means of photolithographic technique, etching back to leave a desired interconnection, pattern in relief. Another known alternative is to deposit metal over a patterned mask and to lift off metal from above raised parts of the mask by etching away the mask structure. Examples or this lift-off technique are described in United Kingdom Patent Application: 2059679; 2012490; and 1113489. In this technique the deposited metal is surface covering, not conformal, and mask material is exposed through breaks between the interconnect mask and the mask covering metal. Yield, however, can be very poor. In each case aforementioned it is usual that the metallisation is deposited as a thin layer and that the interconnect pattern resulting is comprised of conductors of very low aspect ratio ie. many times less in thickness than in width (cf approx. luuei depth to 5u_m width). It has hitherto therefore been necessary to space integrated circuit components by amounts significantly greater than the minimum feature size in order to accomodate interconnection pattern. For given components, therefore, semiconductor area is far from optimised and component packing density is limited. Disclosure of the Invention
The present invention is intended to provide a method whereby interconnect conductors can be defined, which whilst having comparable cross-section area to that provided conventionally, have significantly greater aspect ratio - eg. 2 to 1, or greater ratio of thickness to width.
In accordance with the invention thus there is provided a method for producing integrated circuit interconnects, this method comprising the following steps:- covering the surface of a prepared semiconductor wafer with a thick film of dielectric material, this film being of a thickness at least one half of the width of metal interconnection track to be defined; depositing and defining, on the surface of the covering film of dielectric, a mask of etch-resistant material, this mask including windows the widths of which are equal to the width of metal interconnection track to be defined; using an anisotropic etch technique, etching channels in the dielectric material to expose integrated circuit components in the underlying semiconductor substrate; using a conformal technique for metal deposition, depositing metal to completely infill the etched channels and to cover the surface of the dielectric film, the deposited channel metal and covering metal thereby being formed as an unbroken layer; and, etching back to remove surplus metal covering the surface of the dielectric film to define thus a metal track interconnection pattern. In the method foregoing a dielectric film of polyimide material is preferred. This may be covered by a mask of, for example, titanium (Ti), chromium (Cr) or tungsten (W) metal. These specified materials are relatively resistant to oxygen plasma reactive ion etchant, which later may be used to etch the channels.
As a conformal technique, chemical vapour deposition is preferred, in particular, chemical vapour deposition of the type wherein growth rate is limited by surface reaction and not by the transport of reactants or products to or from the semiconductor wafer surface. An example is low pressure chemical vapour deposition of the metal tungsten (W) In this latter case surplus tungsten metal as also tungsten mask material may be removed by a single step using for example a fluorine rich plasma The method aforesaid enables the lateral broad dimension (width) of interconnections to be reduced so as to reduce the area consumed by metal track but the current carrying capability nonetheless is retained because the vertical dimension can be more readily increased by this approach than by conventional means The track thickness may indeed exceed track width where interconnection is formed by the method aforesaid Brief Introduction of the Drawings
In the drawings accompanying this specification - Figures 1 to 4 are cross-sections of a semiconductor wafer shown for successive steps resulting in metal track definition in accord with the method of this invention. Description of a Preferred Embodiment
So that this invention may be better understood, an embodiment thereof will now be described with reference to the accompanying drawings. The description that follows is given by way of example only.
As shown in figure 1, a prepared silicon semi¬ conductor wafer 1, including integrated circuit components (not shown) incorporated therein, has been provided with a thin layer 3 of silicon dioxide insulating material in which windows 5 have been etched to expose contact regions to these components. This structure 1,3, has been covered by a thick film 7, which typically is 2jm thick, of spun polyimide dielectric material.
Subsequently, a thin film 9 of tungsten metal material has been deposited onto the surface of the dielectric thick film 7 and following deposition of photoresist, mask exposure and selective etching, has been patterned to define an etch-resistant mask - ie. a mask resistant to the following etch step of this method. The window pattern matches that of the interconnection configuration to be defined by later steps of this method. The exposed polyimide material is then etched anisotropically to produce channels 11 extending down to the surface of the silicon wafer 1, again exposing the contact regions. This step is performed using an oxygen plasma reactive ion etchant (RIE). See figure 2.
Tungsten metal 13 is now deposited using a highly conformal method of deposition, the heterogeneous reduction of tungsten hexafluoride by hydrogen at low pressure and at a temperature in the region of 400°c, for example. See figure 3.
Surplus surface metal is then removed, leaving patterned tracks 15 of tungsten metal, using a fluorine rich plasma generated from nitrogen trifluiride or sulphur hexafluoride. It is noted that the surface topography now is smooth in relation to the depth of metal tracks. facilitating thus the formation of further interconnection levels if desired.
In place of tungsten metal and polyimide dielectric material, aluminium metal, which may be deposited by a chemical method (eg. by pyrolysis of triisobutyl- aluminium, and silicon dioxide dielectric material are alternatives. In the case of this substitution, appropriate alternative etchants in both instances could be quite complex reactant gas mixtures; for etching silicon dioxide a Fluorocarbon based gas would be used and for etching aluminium, chlorine rich plasma is suitable.
Technical Application
The invention will have application to- VLSI circuitry manufacture especially where minimum feature sizes are less than two microns.

Claims

1. A method for producing integrated circuit interconnects, this method comprising the following steps:- covering the surface of a prepared semiconductor wafer (1) with a thick film(7) of dielectric material, this film (7) being of a thickness at least one half of the maximum width of metal interconnection track (15) to be defined; depositing and defining, on the surface of the covering film (7) of dielectric, a mask (9) of etch-resistant material, this mask (9) including windows the widths of which are equal to the width of metal interconnection track to be defined; using an anisotropic etch technique, etching channels (11) in the dielectric material (7) to expose integrated circuit components in the underlying semiconductor substrate (1); using a conformal technique for metal deposition, depositing metal (13) to completely infill the etched channels (11) and to cover the surface of the dielectric film (7), the deposited channel metal and covering metal thereby being formed as an unbroken layer; and, etching back to remove surplus metal(13, 9) covering the surface of the dielectric film to define in relief thus a metal track interconnection pattern (15).
2. A method, as claimed in claim 1, wherein the dielectric material (7) is polyimide and the mask material (9) is one of the metals titanium, chromium or tungsten.
3. A method, as claimed in claim 2, wherein the channels (11) are etched using an oxygen plasma reactive ion etchant.
4. A method, as claimed in any one of the preceding claims, wherein the conformal technique for metal deposition is a chemical vapour deposition technique of the type wherein growth rate is limited by surface reaction.
5. A method, as claimed in claim 4, wherein tungsten metal is deposited by low pressure chemical vapour deposition.
6. A method, as claimed in claim 5, wherein surplus tungsten metal (13) is removed using a fluorine rich plasma.
7. A method, as claimed in claim 1, wherein the dielectric material (7) is silicon dioxide and the mask (9) and interconnection metal (15) is of aluminium.
8. An integrated circuit, produced by any method as claimed in the preceding claims, wherein the interconnection metal tracks (15) formed therein have a thickness in excess of their width.
PCT/GB1987/000052 1986-01-30 1987-01-28 Method for producing integrated circuit interconnects WO1987004858A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8602228 1986-01-30
GB08602228A GB2186424A (en) 1986-01-30 1986-01-30 Method for producing integrated circuit interconnects

Publications (1)

Publication Number Publication Date
WO1987004858A1 true WO1987004858A1 (en) 1987-08-13

Family

ID=10592192

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1987/000052 WO1987004858A1 (en) 1986-01-30 1987-01-28 Method for producing integrated circuit interconnects

Country Status (3)

Country Link
EP (1) EP0259370A1 (en)
GB (1) GB2186424A (en)
WO (1) WO1987004858A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0262719A2 (en) * 1986-09-30 1988-04-06 Koninklijke Philips Electronics N.V. Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material
EP0309274A1 (en) * 1987-09-25 1989-03-29 AT&T Corp. Semiconductor device having tungsten plugs
EP0326956A2 (en) * 1988-02-02 1989-08-09 National Semiconductor Corporation Method for connecting devices on an integrated circuit substrate to a metallization layer
FR2630588A1 (en) * 1988-04-22 1989-10-27 Philips Nv METHOD FOR MAKING AN INTERCONNECTION CONFIGURATION ON A SEMICONDUCTOR DEVICE, IN PARTICULAR A HIGH INTEGRATION DENSITY CIRCUIT
EP0471664A1 (en) * 1989-05-08 1992-02-26 United States Department Of Energy Electrochemical planarization
EP0834916A2 (en) * 1996-10-07 1998-04-08 Motorola, Inc. Method for manufacturing a semiconductor structure comprising regions formed with low dielectric constant material

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5413966A (en) 1990-12-20 1995-05-09 Lsi Logic Corporation Shallow trench etch
US5290396A (en) * 1991-06-06 1994-03-01 Lsi Logic Corporation Trench planarization techniques
US5248625A (en) * 1991-06-06 1993-09-28 Lsi Logic Corporation Techniques for forming isolation structures
US5225358A (en) * 1991-06-06 1993-07-06 Lsi Logic Corporation Method of forming late isolation with polishing
US5252503A (en) * 1991-06-06 1993-10-12 Lsi Logic Corporation Techniques for forming isolation structures
US6348395B1 (en) 2000-06-07 2002-02-19 International Business Machines Corporation Diamond as a polish-stop layer for chemical-mechanical planarization in a damascene process flow

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961414A (en) * 1972-06-09 1976-06-08 International Business Machines Corporation Semiconductor structure having metallization inlaid in insulating layers and method for making same
EP0008359A2 (en) * 1978-08-21 1980-03-05 International Business Machines Corporation Process for making a thin-film structure
EP0100571A2 (en) * 1982-07-30 1984-02-15 Motorola, Inc. Low resistance buried power bus for integrated circuits
DE3339957A1 (en) * 1982-11-04 1984-07-12 Tokyo Shibaura Denki K.K., Kawasaki METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1521990A1 (en) * 1966-02-11 1970-02-05 Siemens Ag Method for covering two closely adjacent areas of a semiconductor surface with doping and / or electrode material
JPS5496775A (en) * 1978-01-17 1979-07-31 Hitachi Ltd Method of forming circuit
NL8004573A (en) * 1979-09-19 1981-03-23 Gen Electric METHOD FOR MANUFACTURING COMPOSITE ARTICLES

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3961414A (en) * 1972-06-09 1976-06-08 International Business Machines Corporation Semiconductor structure having metallization inlaid in insulating layers and method for making same
EP0008359A2 (en) * 1978-08-21 1980-03-05 International Business Machines Corporation Process for making a thin-film structure
EP0100571A2 (en) * 1982-07-30 1984-02-15 Motorola, Inc. Low resistance buried power bus for integrated circuits
DE3339957A1 (en) * 1982-11-04 1984-07-12 Tokyo Shibaura Denki K.K., Kawasaki METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
International Electron Devices Meeting 1978, 4-6 December 1978, Washinton, D.C. (IEEE, New York, USA), W. KIM et al., "Refiled Oxide Groove Isolation Technique (ROGI) - A Combind Isolation and Metallization Process", see page 10, paragraph 1 *
Solid State Technology, Vol. 27, No. 5, May 1984 (Port Washington, New York, USA), S.T. MASTROIANNI, "Multilevel Metallization Device Structures and Process Options", pages 155-161, see page 160, Chapter "Via Technology" *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0262719A2 (en) * 1986-09-30 1988-04-06 Koninklijke Philips Electronics N.V. Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material
EP0262719A3 (en) * 1986-09-30 1988-12-14 N.V. Philips' Gloeilampenfabrieken Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material
EP0309274A1 (en) * 1987-09-25 1989-03-29 AT&T Corp. Semiconductor device having tungsten plugs
EP0326956A2 (en) * 1988-02-02 1989-08-09 National Semiconductor Corporation Method for connecting devices on an integrated circuit substrate to a metallization layer
EP0326956A3 (en) * 1988-02-02 1991-03-13 National Semiconductor Corporation Method for connecting devices on an integrated circuit substrate to a metallization layer
FR2630588A1 (en) * 1988-04-22 1989-10-27 Philips Nv METHOD FOR MAKING AN INTERCONNECTION CONFIGURATION ON A SEMICONDUCTOR DEVICE, IN PARTICULAR A HIGH INTEGRATION DENSITY CIRCUIT
EP0343698A1 (en) * 1988-04-22 1989-11-29 Koninklijke Philips Electronics N.V. Process for producing interconnect structures on a semiconductor device, especially on an LSI circuit
EP0471664A1 (en) * 1989-05-08 1992-02-26 United States Department Of Energy Electrochemical planarization
EP0471664A4 (en) * 1989-05-08 1993-02-10 United States Department Of Energy Electrochemical planarization
EP0834916A2 (en) * 1996-10-07 1998-04-08 Motorola, Inc. Method for manufacturing a semiconductor structure comprising regions formed with low dielectric constant material
EP0834916A3 (en) * 1996-10-07 1998-07-29 Motorola, Inc. Method for manufacturing a semiconductor structure comprising regions formed with low dielectric constant material
US5880018A (en) * 1996-10-07 1999-03-09 Motorola Inc. Method for manufacturing a low dielectric constant inter-level integrated circuit structure

Also Published As

Publication number Publication date
EP0259370A1 (en) 1988-03-16
GB2186424A (en) 1987-08-12
GB8602228D0 (en) 1986-03-05

Similar Documents

Publication Publication Date Title
EP0368732B1 (en) Process for forming resist mask pattern
US4354896A (en) Formation of submicron substrate element
US4472237A (en) Reactive ion etching of tantalum and silicon
US20060154477A1 (en) Polymer spacer formation
US20020177322A1 (en) Method of plasma etching of silicon carbide
US20020094688A1 (en) Method of forming fine patterns
EP0373360A2 (en) Method and structure for providing improved insulation in VLSI and ULSI circuits
JPS6323337A (en) Method of smoothening semiconductor substrate
JPS6365625A (en) Etching
US6607986B2 (en) Dry etching method and semiconductor device manufacturing method
KR0178375B1 (en) Method for forming multilevel interconnections in a semiconductor device
WO1987004858A1 (en) Method for producing integrated circuit interconnects
KR0126801B1 (en) Metalizing method of semiconductor device
EP0536968A2 (en) Process for forming contact holes in the fabrication of semi-conducteur devices
US6399286B1 (en) Method of fabricating reduced critical dimension for conductive line and space
EP0076215B1 (en) Lift-off shadow mask
KR0139541B1 (en) Method of manufacturing semiconductor devices
US4937643A (en) Devices having tantalum silicide structures
US7067429B2 (en) Processing method of forming MRAM circuitry
US4407850A (en) Profile control photoresist
EP0262719B1 (en) Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material
GB2320613A (en) Interconnect fabrication
US5773366A (en) Method for forming wiring
KR0126646B1 (en) Method for forming the contact hold of a semiconductor device
KR100468700B1 (en) Dry etching process for forming fine pattern of semiconduct of device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE FR GB IT LU NL SE