USRE48737E1 - Scan driver and organic light-emitting display using same - Google Patents

Scan driver and organic light-emitting display using same Download PDF

Info

Publication number
USRE48737E1
USRE48737E1 US16/416,284 US201416416284A USRE48737E US RE48737 E1 USRE48737 E1 US RE48737E1 US 201416416284 A US201416416284 A US 201416416284A US RE48737 E USRE48737 E US RE48737E
Authority
US
United States
Prior art keywords
scanning
transistor
line
signals
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/416,284
Inventor
Siming HU
Hui Zhu
Xiuqi HUANG
Xiaoyu Gao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan New Flat Panel Display Technology Center Co Ltd
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan New Flat Panel Display Technology Center Co Ltd
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan New Flat Panel Display Technology Center Co Ltd, Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan New Flat Panel Display Technology Center Co Ltd
Priority to US16/416,284 priority Critical patent/USRE48737E1/en
Application granted granted Critical
Publication of USRE48737E1 publication Critical patent/USRE48737E1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266Details of drivers for scan electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3291Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/0283Arrangement of drivers for different directions of scanning
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/0286Details of a shift registers arranged for use in a driving circuit
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/08Details of timing specific for flat panels, other than clock recovery
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0219Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/021Power management, e.g. power saving

Definitions

  • the present invention relates to organic light-emitting diode displays and in particular to a scanning driver capable of reducing power consumption and an organic light-emitting display using the scanning driver.
  • OLEDs organic light-emitting diodes
  • TFTs thin film transistors
  • LCDs LCDs
  • a conventional scanning driver circuit is formed by a plurality of transistors, a starting signal line IN, timing clock lines CLK 1 and CLK 2 , a high-level power supply VGH and a low-level power supply VGL.
  • a weak reverse current is generated in the circuit. Therefore, a reverse current of several or more milliamperes may be generated when N rows in the entire screen work collaboratively, thereby leading to non-uniform display on the screen and excessively high power consumption.
  • a device is provided to reduce the reverse current of a scanning driver of an OLED display.
  • the present invention provides a scanning driver, including: a plurality of cascaded structures receiving signals from a first timing clock line and a second timing clock line with opposite phases, the cascaded structures successively generating scanning signals.
  • Each of the cascaded structures includes: a first transistor connected to a starting signal line or to a scanning output line of a previous cascaded structure; a second transistor connected to the second timing clock line and to a scanning output line; a third transistor connected to a high-level power supply VGH, the third transistor including a gate connected to an output terminal of the second transistor; a fourth transistor connected to a low-level power supply VGL and to an output terminal of the third transistor, the fourth transistor including a gate connected to the first timing clock line; a fifth transistor connected to a high-level power supply VGH and to a scanning output line, the fifth transistor including a gate connected to an output terminal of the fourth transistor and to an output terminal of the third transistor; and a first capacitor connected between an output terminal of the first transistor and the scanning output line
  • each of the cascaded structures further includes a second capacitor connected between an output terminal of the first transistor and a fixed potential.
  • the fixed potential is a low-level power supply VGL.
  • the fixed potential is a high-level power supply VGH.
  • a first clock terminal of an odd one of the cascade structures is connected to the first timing clock line, and a second clock terminal thereof is connected to the second timing clock line; and a first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and a second clock terminal thereof is connected to the first timing clock line.
  • the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
  • the present invention further provides an organic light-emitting display, including: a pixel array, connected to a data line and a scanning output line; a data driver, configured to provide data signals to the data line; a scanning driver, configured to provide scanning signals to the scanning output line; and a timing controller, configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver.
  • a pixel array connected to a data line and a scanning output line
  • a data driver configured to provide data signals to the data line
  • a scanning driver configured to provide scanning signals to the scanning output line
  • a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver.
  • the present invention provides the following beneficial effects: By adding a first capacitor C 1 between the output terminal of M 1 and the scanning output line, the first capacitor C 1 prevents slight-ON of M 2 when the second timing clock line hops, thus reducing the reverse current of the scanning driver, reducing the power consumption, and improving the quality of display of the screen.
  • FIG. 1 is a circuit diagram of an organic light-emitting display according to an embodiment of the present invention.
  • FIG. 2 is a circuit diagram of a pixel display unit in the organic light-emitting display
  • FIG. 3 is a circuit diagram of a scanning driver according to the present invention.
  • FIG. 4 is a circuit diagram of a cascaded structure 1 of FIG. 3 according to a first embodiment
  • FIG. 5 is a circuit timing diagram of the cascaded structure 1 of FIG. 4 in one frame
  • FIG. 6 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a second embodiment.
  • FIG. 7 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a third embodiment.
  • FIG. 1 is a circuit diagram an organic light-emitting display according to an embodiment of the present invention.
  • this organic light-emitting display includes a data driver 110 configured to provide data signals to a data line, a scanning driver 111 configured to successively provide scanning signals to scanning output lines, a timing controller 112 configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver 111 , and a display unit 113 for a plurality of pixels.
  • the function of a scanning driver circuit is to successively generate scanning signals which are to be provided to a display panel to drive pixels in the display panel.
  • FIG. 2 is a circuit diagram of a pixel display unit in the organic light-emitting display.
  • this pixel circuit includes a transistor T 1 , a transistor T 2 and a capacitor C 0 .
  • the gate of T 1 is connected to a scanning output line of a scanning driver, and the source of T 1 is connected to a data line of a data driver.
  • One terminal of the capacitor C 0 is connected to a fixed power supply, and the other terminal thereof is connected to the drain of T 1 .
  • the gate of T 2 is connected to the drain of T 1 , the source thereof is connected to the fixed power supply, and the drain thereof is connected to an OLED.
  • a scanning driver provides scanning signals to T 1 via the scanning output line, and the data driver provides data signals to T 1 ; and when T 1 is turned on, a data voltage is transmitted to the gate of T 2 , and the TFT T 2 generates a corresponding current which flows to the OLED such that the OLED emits light.
  • the scanning driver 111 uses the scanning driver in the following embodiment.
  • FIG. 3 is a circuit diagram of a scanning driver according to the present invention.
  • the scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK 1 and CLK 2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S 1 to SN.
  • a first clock terminal of an odd one of the cascade structures is connected to a first timing clock line, and a second clock thereof is connected to a second timing clock line; and the first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and the second clock terminal is connected to the first timing clock line.
  • a first clock terminal of an odd one of the cascade structures is connected to a second timing clock line, and a second clock thereof is connected to a first timing clock line; and the first clock terminal of an even one of the cascade structures is connected to the first timing clock line, and the second clock terminal is connected to the second timing clock line.
  • FIG. 4 is a circuit diagram of a first embodiment of the cascaded structure 1 of FIG. 3 .
  • the cascaded structure 1 includes a first transistor M 1 , a second transistor M 2 , a third transistor M 3 , a fourth transistor M 4 , the fifth transistor M 5 , a first capacitor C 1 , a starting signal line IN, a first timing clock line CLK 1 , a second timing clock line CLK 2 , a high-level power supply VGH and a low-level power supply VGL.
  • the gate of the first transistor M 1 is connected to the first timing clock line CLK 1 , the source of M 1 is connected to the starting signal line IN, and the drain thereof is connected to the gate of the second transistor M 2 .
  • the source of the second transistor M 2 is connected to the second timing clock line CLK 2 , and the drain thereof is connected to the scanning output line.
  • the gate of the third transistor M 3 is connected to the drain of the second transistor, the source thereof is connected to the high-level power supply VGH, and the drain thereof is connected to the source of the fourth transistor M 4 .
  • the gate of the fourth transistor M 4 is connected to the first timing clock line CLK 1 , the source thereof is connected to the drain of M 3 , and the drain of M 4 is connected to the low-level power supply VGL.
  • the gate of the fifth transistor M 5 is connected to the source of M 4 , the source of M 5 is connected to the high-level power supply VGH, and the drain of the M 5 is connected to the scanning output line.
  • One terminal of the first capacitor C 1 is connected to the drain of M 1 , and the other terminal thereof is connected to the scanning output line.
  • the transistors M 1 , M 2 , M 3 , M 4 , M 5 employ a bidirectional PMOS transistor or a bidirectional P-type thin film field effect transistor, and the source and the drain thereof are replaceable.
  • FIG. 5 is a timing diagram of the cascaded structure of FIG. 4 in one frame.
  • IN is a timing diagram of a starting signal line
  • CLK 1 is a timing diagram of a first timing clock line
  • CLK 2 is a timing diagram of a second timing clock line
  • N 1 is a timing diagram of an output terminal of M 1
  • S 1 to SN respectively are timing diagrams of scanning output lines of cascaded structures 1 to n.
  • the working principle of the circuit of the cascaded structure 1 is as follows.
  • the gate of M 3 is in a low level and the source thereof is in a high level, such that M 3 is turned on and outputs a high level.
  • the gate of M 5 is in a high level, such that M 5 is turned off.
  • S 1 may be maintained to output a stable low level.
  • the capacitor C 1 can maintain the original high level of the terminal N 1 , thereby preventing the slight-ON of M 2 , reducing the power consumption of the scanning driver, and improving the quality of display of the screen.
  • the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
  • the cascaded structures 2 to n successively receive signals from a scanning output line of a previous cascaded structure, and the timing hopping thereof is as shown in FIG. 5 .
  • the first capacitor C 1 prevents slight-ON of M 2 when the second timing clock line hops, thus reducing the reverse current of the scanning driver, reducing the power consumption, and improving the quality of display of the screen.
  • FIG. 6 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a second embodiment.
  • the circuit further includes a second capacitor C 2 connected between the output terminal of the first transistor M 1 and the fixed potential.
  • the fixed potential is a low-level power supply VGL.
  • the second transistor C 2 can further maintain the voltage of terminal N 1 stable and minimize the voltage difference of the first capacitor C 1 and the current leakage.
  • FIG. 7 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a third embodiment.
  • the circuit further includes a second capacitor C 2 connected between the output terminal of the first transistor M 1 and the fixed potential.
  • the fixed potential is a high-level power supply VGH.
  • the second transistor C 2 can further maintain the voltage of terminal N 1 stable and minimize the voltage difference of the first capacitor C 1 and the current leakage.
  • the organic light-emitting display includes a data driver configured to provide data signals to a data line, a scanning driver configured to successively provide scanning signals to scanning output lines, a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver, and a display unit for a plurality of pixels.
  • the function of a scanning driver circuit is to successively generate scanning signals provided to a display panel to drive pixels in the display panel.
  • the scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK 1 and CLK 2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S 1 to SN.
  • Each of the cascaded structures specifically includes a first transistor M 1 , a second transistor M 2 , a third transistor M 3 , a fourth transistor M 4 , a fifth transistor M 5 , a first capacitor C 1 , a starting signal line IN, a first timing clock line CLK 1 , a second timing clock line CLK 2 , a high-level power supply VGH and a low-level power supply VGL.
  • a first clock terminal of an odd one of the cascade structures is connected to a first timing clock line, and a second clock thereof is connected to a second timing clock line; and the first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and the second clock terminal is connected to the first timing clock line.
  • the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
  • the first capacitor C 1 prevents slight-ON of M 2 when the second timing clock line hops, thus reducing the reverse current of the scanning driver, reducing the power consumption, and improving the quality of display of the screen.
  • the organic light-emitting display includes a data driver configured to provide data signals to a data line, a scanning driver configured to successively provide scanning signals to scanning output lines, a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver, and a display unit for a plurality of pixels.
  • the function of a scanning driver circuit is to successively generate scanning signals provided to a display panel to drive pixels in the display panel.
  • the scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK 1 and CLK 2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S 1 to SN.
  • Each of the cascaded structures specifically includes a first transistor M 1 , a second transistor M 2 , a third transistor M 3 , a fourth transistor M 4 , a fifth transistor M 5 , a first capacitor C 1 , a starting signal line IN, a first timing clock line CLK 1 , a second timing clock line CLK 2 , a high-level power supply VGH and a low-level power supply VGL.
  • the circuit further includes a second transistor C 2 connected between the output terminal of the first transistor M 1 and the fixed potential.
  • the fixed potential is a low-level power supply VGL.
  • the second transistor C 2 can further maintain the voltage of terminal N 1 stable and minimize the voltage difference of the first capacitor C 1 and the current leakage.
  • the organic light-emitting display includes a data driver configured to provide data signals to a data line, a scanning driver configured to successively provide scanning signals to scanning output lines, a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver, and a display unit for a plurality of pixels.
  • the function of a scanning driver circuit is to successively generate scanning signals provided to a display panel to drive pixels in the display panel.
  • the scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK 1 and CLK 2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S 1 to SN.
  • Each of the cascaded structures specifically includes a first transistor M 1 , a second transistor M 2 , a third transistor M 3 , a fourth transistor M 4 , a fifth transistor M 5 , a first capacitor C 1 , a starting signal line IN, a first timing clock line CLK 1 , a second timing clock line CLK 2 , a high-level power supply VGH and a low-level power supply VGL.
  • the circuit further includes a second transistor C 2 connected between the output terminal of the first transistor M 1 and the fixed potential.
  • the fixed potential is a high-level power supply VGH.
  • the second transistor C 2 can further maintain the voltage of terminal N 1 stable and minimize the voltage difference of the first capacitor C 1 and the current leakage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The present invention provides a scanning driver and an organic light-emitting display using the same. The scanning driver comprises a plurality of cascaded structures receiving signals from a first timing clock line (CK1) and a second timing clock line (CK2) with opposite phases, the cascaded structures successively generating output signals (i.e., scanning signals), wherein each of the cascaded structures comprises: a first transistor, connected to a starting signal line or to a scanning output line of a previous cascaded structure; a second transistor, connected to the second timing clock line and to the scanning output line; a third transistor connected to a high-level power supply VGH; a fourth transistor, connected to a low-level power supply VGL and to an output terminal of the third transistor; a fifth transistor, connected to a high-level power supply VGH and to a scanning output line; and a first capacitor, connected between an output terminal of the first transistor and the scanning output line. Arranging a first capacitor C1 between the output terminal of M1 and the scanning output line prevents slight-ON of M2, thus reducing the reverse current at the scanning driver and reducing the power consumption.

Description

TECHNICAL FIELD
The present invention relates to organic light-emitting diode displays and in particular to a scanning driver capable of reducing power consumption and an organic light-emitting display using the scanning driver.
BACKGROUND
The light-emitting devices used in organic light-emitting displays are organic light-emitting diodes (OLEDs). Compared with the thin film transistors (TFTs) in the existing mainstream flat panel display technology, OLEDs, due to their advantages such as high contrast, wide angle of view, low power consumption, smaller size and the like, are expected to become prevailing in the next-generation flat panel display technology beyond LCDs, which is one of technologies that are highly concerned among the existing flat panel display technology.
A conventional scanning driver circuit is formed by a plurality of transistors, a starting signal line IN, timing clock lines CLK1 and CLK2, a high-level power supply VGH and a low-level power supply VGL. When the timing clock lines CLK1 and CLK2 hop, due to the presence of a parasitic capacitor in the transistors, a weak reverse current is generated in the circuit. Therefore, a reverse current of several or more milliamperes may be generated when N rows in the entire screen work collaboratively, thereby leading to non-uniform display on the screen and excessively high power consumption.
SUMMARY Technical Problems
In view of the problem of excessively high power consumption of the scanning driver in the traditional technologies, a device is provided to reduce the reverse current of a scanning driver of an OLED display.
Technical Solution to the Problem
To solve the above technical problem, the present invention provides a scanning driver, including: a plurality of cascaded structures receiving signals from a first timing clock line and a second timing clock line with opposite phases, the cascaded structures successively generating scanning signals. Each of the cascaded structures includes: a first transistor connected to a starting signal line or to a scanning output line of a previous cascaded structure; a second transistor connected to the second timing clock line and to a scanning output line; a third transistor connected to a high-level power supply VGH, the third transistor including a gate connected to an output terminal of the second transistor; a fourth transistor connected to a low-level power supply VGL and to an output terminal of the third transistor, the fourth transistor including a gate connected to the first timing clock line; a fifth transistor connected to a high-level power supply VGH and to a scanning output line, the fifth transistor including a gate connected to an output terminal of the fourth transistor and to an output terminal of the third transistor; and a first capacitor connected between an output terminal of the first transistor and the scanning output line.
Preferably, each of the cascaded structures further includes a second capacitor connected between an output terminal of the first transistor and a fixed potential.
Preferably, the fixed potential is a low-level power supply VGL.
Preferably, the fixed potential is a high-level power supply VGH.
Preferably, a first clock terminal of an odd one of the cascade structures is connected to the first timing clock line, and a second clock terminal thereof is connected to the second timing clock line; and a first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and a second clock terminal thereof is connected to the first timing clock line.
Preferably, the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
The present invention further provides an organic light-emitting display, including: a pixel array, connected to a data line and a scanning output line; a data driver, configured to provide data signals to the data line; a scanning driver, configured to provide scanning signals to the scanning output line; and a timing controller, configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver.
Beneficial Effects of the Invention
The present invention provides the following beneficial effects: By adding a first capacitor C1 between the output terminal of M1 and the scanning output line, the first capacitor C1 prevents slight-ON of M2 when the second timing clock line hops, thus reducing the reverse current of the scanning driver, reducing the power consumption, and improving the quality of display of the screen.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 is a circuit diagram of an organic light-emitting display according to an embodiment of the present invention;
FIG. 2 is a circuit diagram of a pixel display unit in the organic light-emitting display;
FIG. 3 is a circuit diagram of a scanning driver according to the present invention;
FIG. 4 is a circuit diagram of a cascaded structure 1 of FIG. 3 according to a first embodiment;
FIG. 5 is a circuit timing diagram of the cascaded structure 1 of FIG. 4 in one frame;
FIG. 6 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a second embodiment; and
FIG. 7 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a third embodiment.
DETAILED DESCRIPTION
FIG. 1 is a circuit diagram an organic light-emitting display according to an embodiment of the present invention. As shown in FIG. 1, this organic light-emitting display includes a data driver 110 configured to provide data signals to a data line, a scanning driver 111 configured to successively provide scanning signals to scanning output lines, a timing controller 112 configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver 111, and a display unit 113 for a plurality of pixels. The function of a scanning driver circuit is to successively generate scanning signals which are to be provided to a display panel to drive pixels in the display panel.
FIG. 2 is a circuit diagram of a pixel display unit in the organic light-emitting display. As shown in FIG. 2, this pixel circuit includes a transistor T1, a transistor T2 and a capacitor C0. The gate of T1 is connected to a scanning output line of a scanning driver, and the source of T1 is connected to a data line of a data driver. One terminal of the capacitor C0 is connected to a fixed power supply, and the other terminal thereof is connected to the drain of T1. The gate of T2 is connected to the drain of T1, the source thereof is connected to the fixed power supply, and the drain thereof is connected to an OLED.
The working principle of the circuit is as follows: A scanning driver provides scanning signals to T1 via the scanning output line, and the data driver provides data signals to T1; and when T1 is turned on, a data voltage is transmitted to the gate of T2, and the TFT T2 generates a corresponding current which flows to the OLED such that the OLED emits light.
The scanning driver 111 uses the scanning driver in the following embodiment.
FIG. 3 is a circuit diagram of a scanning driver according to the present invention. As shown in FIG. 3, the scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK1 and CLK2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S1 to SN.
Preferably, a first clock terminal of an odd one of the cascade structures is connected to a first timing clock line, and a second clock thereof is connected to a second timing clock line; and the first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and the second clock terminal is connected to the first timing clock line.
Optionally, a first clock terminal of an odd one of the cascade structures is connected to a second timing clock line, and a second clock thereof is connected to a first timing clock line; and the first clock terminal of an even one of the cascade structures is connected to the first timing clock line, and the second clock terminal is connected to the second timing clock line.
FIG. 4 is a circuit diagram of a first embodiment of the cascaded structure 1 of FIG. 3. As shown in FIG. 4, the cascaded structure 1 includes a first transistor M1, a second transistor M2, a third transistor M3, a fourth transistor M4, the fifth transistor M5, a first capacitor C1, a starting signal line IN, a first timing clock line CLK1, a second timing clock line CLK2, a high-level power supply VGH and a low-level power supply VGL.
The gate of the first transistor M1 is connected to the first timing clock line CLK1, the source of M1 is connected to the starting signal line IN, and the drain thereof is connected to the gate of the second transistor M2. The source of the second transistor M2 is connected to the second timing clock line CLK2, and the drain thereof is connected to the scanning output line. The gate of the third transistor M3 is connected to the drain of the second transistor, the source thereof is connected to the high-level power supply VGH, and the drain thereof is connected to the source of the fourth transistor M4. The gate of the fourth transistor M4 is connected to the first timing clock line CLK1, the source thereof is connected to the drain of M3, and the drain of M4 is connected to the low-level power supply VGL. The gate of the fifth transistor M5 is connected to the source of M4, the source of M5 is connected to the high-level power supply VGH, and the drain of the M5 is connected to the scanning output line. One terminal of the first capacitor C1 is connected to the drain of M1, and the other terminal thereof is connected to the scanning output line.
Preferably, the transistors M1, M2, M3, M4, M5 employ a bidirectional PMOS transistor or a bidirectional P-type thin film field effect transistor, and the source and the drain thereof are replaceable.
FIG. 5 is a timing diagram of the cascaded structure of FIG. 4 in one frame. As shown in FIG. 5, IN is a timing diagram of a starting signal line, CLK1 is a timing diagram of a first timing clock line, CLK2 is a timing diagram of a second timing clock line, N1 is a timing diagram of an output terminal of M1, and S1 to SN respectively are timing diagrams of scanning output lines of cascaded structures 1 to n. The working principle of the circuit of the cascaded structure 1 is as follows.
When a signal of the starting signal line IN hops to a low level, CLK1 hops to a low level, and CLK2 hops to a high level, M1 is turned on and an output voltage N1 thereof is low-level VGL+Vth (Vth is the absolute value of the threshold voltage). The capacitor C1 is charged. The gate of M2 is in a low level and the source thereof is in a high level, M2 is thus turned on such that S1 outputs a high level. Since CLK1 is in a low level and M4 is also turned on and outputs a low level to the gate of M5, M5 is turned on such that M5 outputs a high level VGH to S1.
When the signal of the starting signal line IN hops to a high level, CLK1 hops to a high level, and CLK2 hops to a low level, M1 is turned off. When CLK2 is in a high level, due to the discharging of the capacitor C1, N1 may be temporarily maintained in a low level VGL+Vth (Vth is the absolute value of the threshold voltage), and M2 is maintained in an ON state; and When CLK2 becomes from a high level to a low level, due to the coupling of the capacitor C1, the voltage of terminal N1 drops from VGL+Vth to 2 VGL+Vth (Vth is the absolute value of the threshold voltage of M1), and M2 is still maintained in an ON state, such that the drain of M2 outputs a low level to S1. The gate of M3 is in a low level and the source thereof is in a high level, such that M3 is turned on and outputs a high level. As a result, the gate of M5 is in a high level, such that M5 is turned off. Thus, S1 may be maintained to output a stable low level.
When the starting signal line IN is continuously maintained in a high level while CLK1 is in a low level and CLK2 is in a high level, M1 is turned ON, terminal N1 is turned to a high level, C1 is charged again. The gate of M2 is turned to a high level, such that M2 is turned off. M4 is turned on since CLK1 is turned to a low level, and outputs a low level to the gate of M5. M5 is turned on, and outputs a high level VGH to S1. When CLK1 is in a high level and CLK2 is in a low level, M1 is turned off, and terminal N1 is maintained in a high level such that M2 is also turned off. Furthermore, slight-ON of M2 is prevented due to the discharging of C1. CLK1 is in a high level, and M4 is turned off. The drain of M4 is maintained in a low level, such that M5 is continuously maintained in an ON state and S1 continuously outputs a high level.
In a similar manner, when the starting signal line IN is maintained in a high level in one frame, S1 continuously outputs a high level.
In the absence of the capacitor C1, after CLK1 is turned to a high level, M1 is turned off, and the voltage of terminal N1 drops quickly. Due to the presence of a parasitic capacitor in M2, M2 is slightly turned on in a process during which CLK2 is turned from a high level to a low level. Since M5 has been turned on, a reverse current flowing from VGH to terminal OUT and then from terminal OUT to CLK2 is generated. When the plurality of cascaded structures work at the same time, a reverse current of several or higher milliamperes will be generated, low potential of CLK2 and CLK 1 will rise. As a result, the power consumption of the driving scanner is excessively high and the display of the screen becomes non-uniform, and consequently the quality of display of the screen is significantly influenced.
In the presence of the capacitor C1, after M1 is turned off, the capacitor C1 can maintain the original high level of the terminal N1, thereby preventing the slight-ON of M2, reducing the power consumption of the scanning driver, and improving the quality of display of the screen.
Preferably, the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
Similarly, the cascaded structures 2 to n successively receive signals from a scanning output line of a previous cascaded structure, and the timing hopping thereof is as shown in FIG. 5.
In the technical solution according to this embodiment, by adding a first capacitor C1 between the output terminal of M1 and the scanning output line, the first capacitor C1 prevents slight-ON of M2 when the second timing clock line hops, thus reducing the reverse current of the scanning driver, reducing the power consumption, and improving the quality of display of the screen.
FIG. 6 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a second embodiment. The circuit further includes a second capacitor C2 connected between the output terminal of the first transistor M1 and the fixed potential.
The fixed potential is a low-level power supply VGL.
In the technical solution according to this embodiment, the second transistor C2 can further maintain the voltage of terminal N1 stable and minimize the voltage difference of the first capacitor C1 and the current leakage.
FIG. 7 is a circuit diagram of the cascaded structure 1 of FIG. 3 according to a third embodiment. The circuit further includes a second capacitor C2 connected between the output terminal of the first transistor M1 and the fixed potential.
The fixed potential is a high-level power supply VGH.
In the technical solution according to this embodiment, the second transistor C2 can further maintain the voltage of terminal N1 stable and minimize the voltage difference of the first capacitor C1 and the current leakage.
In another embodiment illustrating the organic light-emitting display according to the present invention, the organic light-emitting display includes a data driver configured to provide data signals to a data line, a scanning driver configured to successively provide scanning signals to scanning output lines, a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver, and a display unit for a plurality of pixels. The function of a scanning driver circuit is to successively generate scanning signals provided to a display panel to drive pixels in the display panel.
The scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK1 and CLK2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S1 to SN.
Each of the cascaded structures specifically includes a first transistor M1, a second transistor M2, a third transistor M3, a fourth transistor M4, a fifth transistor M5, a first capacitor C1, a starting signal line IN, a first timing clock line CLK1, a second timing clock line CLK2, a high-level power supply VGH and a low-level power supply VGL.
Preferably, a first clock terminal of an odd one of the cascade structures is connected to a first timing clock line, and a second clock thereof is connected to a second timing clock line; and the first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and the second clock terminal is connected to the first timing clock line.
Preferably, the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
The specific circuit structures are the same as the above embodiment and will not be repeated here.
In the technical solution according to this embodiment, by adding a first capacitor C1 between the output terminal of M1 and the scanning output line, the first capacitor C1 prevents slight-ON of M2 when the second timing clock line hops, thus reducing the reverse current of the scanning driver, reducing the power consumption, and improving the quality of display of the screen.
In another embodiment illustrating the organic light-emitting display according to the present invention, the organic light-emitting display includes a data driver configured to provide data signals to a data line, a scanning driver configured to successively provide scanning signals to scanning output lines, a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver, and a display unit for a plurality of pixels. The function of a scanning driver circuit is to successively generate scanning signals provided to a display panel to drive pixels in the display panel.
The scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK1 and CLK2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S1 to SN.
Each of the cascaded structures specifically includes a first transistor M1, a second transistor M2, a third transistor M3, a fourth transistor M4, a fifth transistor M5, a first capacitor C1, a starting signal line IN, a first timing clock line CLK1, a second timing clock line CLK2, a high-level power supply VGH and a low-level power supply VGL. The circuit further includes a second transistor C2 connected between the output terminal of the first transistor M1 and the fixed potential. The fixed potential is a low-level power supply VGL.
The specific circuit structures are the same as the above embodiment and will not be repeated here.
In the technical solution according to this embodiment, the second transistor C2 can further maintain the voltage of terminal N1 stable and minimize the voltage difference of the first capacitor C1 and the current leakage.
In another embodiment illustrating the organic light-emitting display according to the present invention, the organic light-emitting display includes a data driver configured to provide data signals to a data line, a scanning driver configured to successively provide scanning signals to scanning output lines, a timing controller configured to provide timing signals and a high-level power supply VGH and a low-level power supply VGL to the scanning driver, and a display unit for a plurality of pixels. The function of a scanning driver circuit is to successively generate scanning signals provided to a display panel to drive pixels in the display panel.
The scanning driver includes a plurality of cascaded structures, and each of the cascaded structures is connected to timing clock lines CLK1 and CLK2 with opposite phases, and each of the cascaded structures successively generates output signals, i.e., scanning signals, to scanning output lines S1 to SN.
Each of the cascaded structures specifically includes a first transistor M1, a second transistor M2, a third transistor M3, a fourth transistor M4, a fifth transistor M5, a first capacitor C1, a starting signal line IN, a first timing clock line CLK1, a second timing clock line CLK2, a high-level power supply VGH and a low-level power supply VGL. The circuit further includes a second transistor C2 connected between the output terminal of the first transistor M1 and the fixed potential. The fixed potential is a high-level power supply VGH.
The specific circuit structures are the same as the above embodiments, which are thus not described herein any further.
In the technical solution according to this embodiment, the second transistor C2 can further maintain the voltage of terminal N1 stable and minimize the voltage difference of the first capacitor C1 and the current leakage.
It should be noted that, the above embodiments are merely provided for explaining but not limiting the present invention, and the present invention is not limited to the examples list above. Any technical solutions and improvements made without departing from the spirit and scope of the resent invention should be included in the scope defined by the claims of the present invention.

Claims (20)

What is claimed is:
1. A scanning driver, comprising: a plurality of cascaded structures receiving signals from a first timing clock line and a second timing clock line with opposite phases, the cascaded structures successively generating scanning signals, wherein each of the cascaded structures comprises:
a scanning output line, used to output the scanning signals;
a first transistor, connected to a starting signal line or to a the scanning output line of the previous cascaded structure, the first transistor comprising a gate connected to the first timing clock line;
a second transistor, connected to the second timing clock line and the scanning output line, the second transistor comprising a gate connected to an output terminal of the first transistor;
a third transistor, connected to a high-level power supply VGH, the third transistor comprising a gate connected to an output terminal of the second transistor;
a fourth transistor, connected to a low-level power supply VGL and to an output terminal of the third transistor, the fourth transistor comprising a gate connected to the first timing clock line;
a fifth transistor, connected to a high-level power supply VGH and to a the scanning output line, the fifth transistor comprising a gate connected to an output terminal of the fourth transistor and to an the output terminal of the third transistor; and
a first capacitor, connected between an the output terminal of the first transistor and the scanning output line.
2. The scanning driver according to the claim 1, wherein each of the cascaded structures further comprises:
a second capacitor, connected between the output terminal of an the first transistor and a fixed potential.
3. The scanning driver according to the claim 2, characterized in that the fixed potential is a the low-level power supply VGL.
4. The scanning driver according to claim 3, wherein the transistors first through fifth transistor are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
5. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driver of claim 4, configured to provide scanning signals to the scanning output lineas defined in claim 4; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
6. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driverdrive of claim 3, configured to provide scanning signals to the scanning output lineas defined in claim 3; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
7. The scanning driver according to the claim 2, wherein the fixed potential is a the high-level power supply VGH.
8. The scanning driver according to claim 7, wherein the transistors first through fifth transistor are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
9. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driverdrive of claim 8, configured to provide scanning signals to the scanning output lineas defined in claim 8; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
10. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driverdrive of claim 7, configured to provide scanning signals to the scanning output lineas defined in claim 7; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
11. The scanning driver according to claim 2, wherein the transistors first through fifth transistor are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
12. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driver of claim 11, configured to provide scanning signals to the scanning output lineas defined in claim 11; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
13. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driver of claim 2, configured to provide scanning signals to the scanning output lineas defined in claim 2; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
14. The scanning driver according to the claim 1, wherein a first clock terminal of an odd one of the cascade structures is connected to the first timing clock line, and a second clock terminal thereof is connected to the second timing clock line; and a first clock terminal of an even one of the cascade structures is connected to the second timing clock line, and a second clock terminal thereof is connected to the first timing clock line.
15. The scanning driver according to claim 14, wherein the transistors first through fifth transistor are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
16. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driver of claim 15, configured to provide scanning signals to the scanning output line as defined in claim 15; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
17. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driver of claim 14, configured to provide scanning signals to the scanning output lineas defined in claim 14; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
18. The scanning driver according to claim 1, wherein the transistors first through fifth transistor are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
19. The scanning driver according to claim 18, wherein the transistors are bidirectional PMOS transistors or bidirectional P-type thin film field effect transistors.
20. An organic light-emitting display, comprising
a pixel array, connected to a data line and a the scanning output line;
a data driver, configured to provide data signals to the data line;
athe scanning driver of claim 1, configured to provide scanning signals to the scanning output lineas defined in claim 1; and
a timing controller, configured to provide timing signals and a the high-level power supply VGH and a the low-level power supply VGL to the scanning driver.
US16/416,284 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same Active 2035-02-15 USRE48737E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/416,284 USRE48737E1 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201310725080.2A CN104751769A (en) 2013-12-25 2013-12-25 Scanning driver and organic light emitting display employing same
PCT/CN2014/094751 WO2015096721A1 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same
US15/108,284 US9847062B2 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same
US16/416,284 USRE48737E1 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same

Publications (1)

Publication Number Publication Date
USRE48737E1 true USRE48737E1 (en) 2021-09-14

Family

ID=53477555

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/416,284 Active 2035-02-15 USRE48737E1 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same
US15/108,284 Ceased US9847062B2 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/108,284 Ceased US9847062B2 (en) 2013-12-25 2014-12-24 Scan driver and organic light-emitting display using same

Country Status (7)

Country Link
US (2) USRE48737E1 (en)
EP (1) EP3067878A4 (en)
JP (1) JP2017503217A (en)
KR (1) KR101844701B1 (en)
CN (1) CN104751769A (en)
TW (1) TWI525597B (en)
WO (1) WO2015096721A1 (en)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104183219B (en) * 2013-12-30 2017-02-15 昆山工研院新型平板显示技术中心有限公司 Scanning drive circuit and organic light-emitting displayer
CN104537979B (en) * 2015-01-28 2017-03-15 京东方科技集团股份有限公司 Shift register and its driving method, gate driver circuit
CN104835531B (en) * 2015-05-21 2018-06-15 京东方科技集团股份有限公司 A kind of shift register cell and its driving method, shift register and display device
CN106920498B (en) * 2015-12-25 2019-10-25 昆山工研院新型平板显示技术中心有限公司 GIP circuit and its driving method and panel display apparatus
CN106157893B (en) * 2016-09-09 2018-12-11 京东方科技集团股份有限公司 Shift register cell and its driving method, driving circuit and display device
KR101914546B1 (en) 2017-02-10 2018-11-05 성균관대학교산학협력단 Gate driver circuit and driving method thereof
CN108573679B (en) * 2017-03-07 2019-12-24 昆山工研院新型平板显示技术中心有限公司 Control signal driving circuit and driving method and pixel circuit driving method
CN108573677B (en) * 2017-03-07 2019-12-24 昆山工研院新型平板显示技术中心有限公司 Control signal driving circuit and driving method and pixel circuit driving method
KR101996893B1 (en) 2017-03-16 2019-07-05 한양대학교 산학협력단 Gate driver and driving method thereof
CN108665838A (en) * 2017-03-27 2018-10-16 昆山工研院新型平板显示技术中心有限公司 Scan drive circuit and its driving method and panel display apparatus
CN108665854A (en) * 2017-03-27 2018-10-16 昆山工研院新型平板显示技术中心有限公司 Control signal drive circuit and driving method and pixel circuit drive method
CN108665853B (en) * 2017-03-27 2020-11-13 昆山工研院新型平板显示技术中心有限公司 Control signal driving circuit and driving method and pixel circuit driving method
CN108665837B (en) * 2017-03-27 2021-07-30 昆山工研院新型平板显示技术中心有限公司 Scanning driving circuit, driving method thereof and flat panel display device
CN107978277B (en) 2018-01-19 2019-03-26 昆山国显光电有限公司 Scanner driver and its driving method, organic light emitting display
KR102693252B1 (en) * 2018-11-23 2024-08-12 삼성디스플레이 주식회사 Scan driver
KR102707324B1 (en) 2019-11-21 2024-09-20 삼성디스플레이 주식회사 Organic light emitting diode display device
CN112333879B (en) * 2020-11-20 2022-01-28 珠海格力电器股份有限公司 Control method and control device of LED drive circuit

Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU756482A1 (en) 1978-10-11 1980-08-15 Taganrogskij Radiotech Inst Storage cell for shift register
US6339631B1 (en) 1999-03-02 2002-01-15 Lg. Philips Lcd Co., Ltd. Shift register
US20030002615A1 (en) 2001-06-29 2003-01-02 Casio Computer Co., Ltd. Shift register and electronic apparatus
US6556646B1 (en) * 1998-10-21 2003-04-29 Lg. Philips Lcd Co., Ltd. Shift register
JP2004325940A (en) 2003-04-25 2004-11-18 Toshiba Matsushita Display Technology Co Ltd Active matrix type display device and its driving method
US20070063950A1 (en) 2005-09-20 2007-03-22 Shin Dong Y Scan driving circuit and organic light emitting display using the same
CN1937020A (en) 2005-09-20 2007-03-28 三星Sdi株式会社 Scan driving circuit and organic light emitting display using the same
CN101051440A (en) 2006-04-06 2007-10-10 三星Sdi株式会社 Scan driving circuit and organic light emitting display using the same
CN101059934A (en) 2006-04-18 2007-10-24 三星Sdi株式会社 Scan driving circuit and organic light emitting display using the same
JP2008537626A (en) 2005-03-22 2008-09-18 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Shift register circuit
JP2009229683A (en) 2008-03-21 2009-10-08 Hitachi Displays Ltd Display
US20100245305A1 (en) * 2007-12-28 2010-09-30 Makoto Yokoyama Display driving circuit, display device, and display driving method
US20110116592A1 (en) 2009-11-13 2011-05-19 Au Optronics Corporation Shift register with low power consumption
US20110164017A1 (en) * 2010-01-05 2011-07-07 Chung Kyung-Hoon Scan driver and flat panel display device including the same
US7982704B2 (en) * 2005-11-07 2011-07-19 Samsung Mobile Display Co., Ltd. Data driving circuit and electroluminescent display using the same
US20120081409A1 (en) * 2010-09-30 2012-04-05 Samsung Mobile Display Co. Ltd. Driver and display device including the same
US20120139962A1 (en) 2010-12-06 2012-06-07 Bo-Yong Chung Display device, scan driver for a display device, and a driving method thereof
CN102831861A (en) 2012-09-05 2012-12-19 京东方科技集团股份有限公司 Shifting register, drive method thereof, gate driver and display device
CN102831860A (en) 2012-09-05 2012-12-19 京东方科技集团股份有限公司 Shifting register, drive method thereof, gate driver and display device
CN202771772U (en) 2012-09-05 2013-03-06 京东方科技集团股份有限公司 Shift register, grid driver and display device
CN103198782A (en) 2013-03-07 2013-07-10 京东方科技集团股份有限公司 Shifting register and gate driving circuit and repairing method and display device thereof
CN103295642A (en) 2012-09-19 2013-09-11 上海中航光电子有限公司 Shifting register and panel display
CN103295641A (en) 2012-06-29 2013-09-11 上海天马微电子有限公司 Shift register and driving method thereof
WO2013153576A1 (en) 2012-04-10 2013-10-17 パナソニック株式会社 Buffer circuit and method for driving buffer circuit
US20140002423A1 (en) * 2012-06-29 2014-01-02 Samsung Display Co., Ltd. Driving circuit, flat panel display device having the same and method of repairing the driving circuit
CN203849978U (en) 2013-12-25 2014-09-24 昆山工研院新型平板显示技术中心有限公司 Scanning driver and organic light-emitting display employing same
US20150070258A1 (en) * 2013-09-12 2015-03-12 Semiconductor Energy Laboratory Co., Ltd. Display device
US20160321999A1 (en) * 2013-12-30 2016-11-03 Kunshan New Flat Panel Display Techn. Center Co. Scanning Drive Circuit and Organic Light-Emitting Display

Patent Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU756482A1 (en) 1978-10-11 1980-08-15 Taganrogskij Radiotech Inst Storage cell for shift register
US6556646B1 (en) * 1998-10-21 2003-04-29 Lg. Philips Lcd Co., Ltd. Shift register
US6339631B1 (en) 1999-03-02 2002-01-15 Lg. Philips Lcd Co., Ltd. Shift register
US20030002615A1 (en) 2001-06-29 2003-01-02 Casio Computer Co., Ltd. Shift register and electronic apparatus
JP2003016794A (en) 2001-06-29 2003-01-17 Casio Comput Co Ltd Shift register and electronic equipment
JP2004325940A (en) 2003-04-25 2004-11-18 Toshiba Matsushita Display Technology Co Ltd Active matrix type display device and its driving method
JP2008537626A (en) 2005-03-22 2008-09-18 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Shift register circuit
CN1937020A (en) 2005-09-20 2007-03-28 三星Sdi株式会社 Scan driving circuit and organic light emitting display using the same
US20070079191A1 (en) 2005-09-20 2007-04-05 Shin Dong Y Scan driving circuit and organic light emitting display using the same
JP2007086727A (en) 2005-09-20 2007-04-05 Samsung Sdi Co Ltd Scan driving circuit and electroluminescence display using scan driving circuit
CN1937022A (en) 2005-09-20 2007-03-28 三星Sdi株式会社 Scan driving ciruit and organic light emitting display using the same
US20070063950A1 (en) 2005-09-20 2007-03-22 Shin Dong Y Scan driving circuit and organic light emitting display using the same
US7982704B2 (en) * 2005-11-07 2011-07-19 Samsung Mobile Display Co., Ltd. Data driving circuit and electroluminescent display using the same
CN101051440A (en) 2006-04-06 2007-10-10 三星Sdi株式会社 Scan driving circuit and organic light emitting display using the same
US20070240024A1 (en) 2006-04-06 2007-10-11 Dong Yong Shin Scan driving circuit and organic light emitting display using the same
CN101059934A (en) 2006-04-18 2007-10-24 三星Sdi株式会社 Scan driving circuit and organic light emitting display using the same
US20100245305A1 (en) * 2007-12-28 2010-09-30 Makoto Yokoyama Display driving circuit, display device, and display driving method
JP2009229683A (en) 2008-03-21 2009-10-08 Hitachi Displays Ltd Display
US20110116592A1 (en) 2009-11-13 2011-05-19 Au Optronics Corporation Shift register with low power consumption
US20110164017A1 (en) * 2010-01-05 2011-07-07 Chung Kyung-Hoon Scan driver and flat panel display device including the same
US20120081409A1 (en) * 2010-09-30 2012-04-05 Samsung Mobile Display Co. Ltd. Driver and display device including the same
US20120139962A1 (en) 2010-12-06 2012-06-07 Bo-Yong Chung Display device, scan driver for a display device, and a driving method thereof
US8866859B2 (en) * 2010-12-06 2014-10-21 Samsung Display Co., Ltd. Display device, scan driver for a display device, and a driving method thereof
WO2013153576A1 (en) 2012-04-10 2013-10-17 パナソニック株式会社 Buffer circuit and method for driving buffer circuit
EP2717269A1 (en) 2012-06-29 2014-04-09 Shanghai Tianma Micro-Electronics Co., Ltd. Shift register and driving method thereof
US20140079176A1 (en) 2012-06-29 2014-03-20 Shanghai Tianma Micro-electronics Co., Ltd. Shift register and driving method thereof
US20140002423A1 (en) * 2012-06-29 2014-01-02 Samsung Display Co., Ltd. Driving circuit, flat panel display device having the same and method of repairing the driving circuit
CN103295641A (en) 2012-06-29 2013-09-11 上海天马微电子有限公司 Shift register and driving method thereof
CN202771772U (en) 2012-09-05 2013-03-06 京东方科技集团股份有限公司 Shift register, grid driver and display device
CN102831860A (en) 2012-09-05 2012-12-19 京东方科技集团股份有限公司 Shifting register, drive method thereof, gate driver and display device
CN102831861A (en) 2012-09-05 2012-12-19 京东方科技集团股份有限公司 Shifting register, drive method thereof, gate driver and display device
CN103295642A (en) 2012-09-19 2013-09-11 上海中航光电子有限公司 Shifting register and panel display
CN103198782A (en) 2013-03-07 2013-07-10 京东方科技集团股份有限公司 Shifting register and gate driving circuit and repairing method and display device thereof
US20150070258A1 (en) * 2013-09-12 2015-03-12 Semiconductor Energy Laboratory Co., Ltd. Display device
CN203849978U (en) 2013-12-25 2014-09-24 昆山工研院新型平板显示技术中心有限公司 Scanning driver and organic light-emitting display employing same
US20160321999A1 (en) * 2013-12-30 2016-11-03 Kunshan New Flat Panel Display Techn. Center Co. Scanning Drive Circuit and Organic Light-Emitting Display

Also Published As

Publication number Publication date
KR101844701B1 (en) 2018-04-02
EP3067878A1 (en) 2016-09-14
CN104751769A (en) 2015-07-01
TW201525969A (en) 2015-07-01
WO2015096721A1 (en) 2015-07-02
KR20160089451A (en) 2016-07-27
EP3067878A4 (en) 2016-12-07
JP2017503217A (en) 2017-01-26
TWI525597B (en) 2016-03-11
US9847062B2 (en) 2017-12-19
US20160314745A1 (en) 2016-10-27

Similar Documents

Publication Publication Date Title
USRE48737E1 (en) Scan driver and organic light-emitting display using same
US9881543B2 (en) Shift register unit, method for driving the same, shift register, and display device
US9601057B2 (en) Pixel circuit, organic electroluminesce display panel and display device
US9514683B2 (en) Gate driving circuit, gate driving method, gate on array (GOA) circuit and display device
US9105234B2 (en) Array substrate row driving unit, array substrate row driving circuit and display device
US9620241B2 (en) Shift register unit, method for driving the same, shift register and display device
US9881550B2 (en) Pixel circuit, driving method thereof, and display apparatus
US20180122289A1 (en) Shift register, driving method, gate driving circuit and display device
JP4398413B2 (en) Pixel drive circuit with threshold voltage compensation
US9837019B2 (en) Pixel circuit, organic electroluminescent display panel and display device
WO2016188367A1 (en) Shift register unit and driving method therefor, gate driving circuit, and display device
US20170110055A1 (en) Pixel circuit, driving method thereof and related devices
US20160314850A1 (en) Shift register unit, method for driving the same, gate driver circuit and display device
US9530355B2 (en) Shift register and driving method thereof, shift scanning circuit and display apparatus
WO2016074359A1 (en) Pixel circuit, organic electroluminescence display panel, and display device and driving method therefor
US20160225336A1 (en) Shift register unit, its driving method, gate driver circuit and display device
WO2016026218A1 (en) Pixel circuit, organic electroluminescent display panel and display apparatus
US9311849B2 (en) Inverter, AMOLED compensation circuit and display panel
US10658060B2 (en) Shift register circuit and shift register unit
CN105575327B (en) A kind of image element circuit, its driving method and organic EL display panel
US20200388217A1 (en) Pixel compensation circuit, driving method thereof, display panel, and display device
US20180005570A1 (en) Pixel circuit, driving method for the pixel circuit, display panel, and display device
KR20170042721A (en) Amoled drive apparatus and drive dethod
CN106782331B (en) Pixel circuit, driving method thereof, display panel and display device
US11222575B2 (en) Shift register and display apparatus including the same

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY