USRE48450E1 - Semiconductor device and method for manufacturing the same - Google Patents

Semiconductor device and method for manufacturing the same Download PDF

Info

Publication number
USRE48450E1
USRE48450E1 US15/919,925 US201815919925A USRE48450E US RE48450 E1 USRE48450 E1 US RE48450E1 US 201815919925 A US201815919925 A US 201815919925A US RE48450 E USRE48450 E US RE48450E
Authority
US
United States
Prior art keywords
trench
insulating film
semiconductor
semiconductor layer
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/919,925
Inventor
Kazuma ONISHI
Yoshitaka Otsu
Hiroshi Kimura
Tetsuya Nitta
Shinichiro Yanagi
Katsumi Morii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to US15/919,925 priority Critical patent/USRE48450E1/en
Application granted granted Critical
Publication of USRE48450E1 publication Critical patent/USRE48450E1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H01L29/0649—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/764—Air gaps
    • H01L21/823878—
    • H01L27/0922—
    • H01L27/11521—
    • H01L27/11526—
    • H01L29/1087—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351—Substrate regions of field-effect devices
    • H10D62/357—Substrate regions of field-effect devices of FETs
    • H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
    • H10D62/378—Contact regions to the substrate regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0107—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs
    • H10D84/0109—Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs the at least one component covered by H10D12/00 or H10D30/00 being a MOS device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/017—Manufacturing their source or drain regions, e.g. silicided source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0172—Manufacturing their gate conductors
    • H10D84/0179—Manufacturing their gate conductors the gate conductors having different shapes or dimensions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0181—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/856—Complementary IGFETs, e.g. CMOS the complementary IGFETs having different architectures than each other, e.g. high-voltage and low-voltage CMOS
    • H10W10/021—
    • H10W10/20—
    • H01L21/823807—
    • H01L21/823814—
    • H01L21/82385—
    • H01L21/823857—
    • H01L21/823892—
    • H01L29/0653—
    • H01L29/0878—
    • H01L29/1083—
    • H01L29/456—
    • H01L29/4933—
    • H01L29/66689—
    • H01L29/7816—
    • H01L29/7835—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0281—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
    • H10D30/0285—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs using formation of insulating sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/603—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65—Lateral DMOS [LDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156—Drain regions of DMOS transistors
    • H10D62/157—Impurity concentrations or distributions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351—Substrate regions of field-effect devices
    • H10D62/357—Substrate regions of field-effect devices of FETs
    • H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
    • H10D62/371—Inactive supplementary semiconductor regions, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H10D64/663—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a silicide layer contacting the layer of silicon, e.g. polycide gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0191—Manufacturing their doped wells

Definitions

  • the present invention relates to a semiconductor device and a method for manufacturing the same and more particularly to a semiconductor device having a trench and a method for manufacturing the same.
  • a device isolation (deep trench isolation, or DTI) structure in which insulating film is filled in a trench with a high aspect ratio is disclosed in Japanese Unexamined Patent Publication No. 2002-118256.
  • a trench is first made in a surface of a semiconductor substrate and then a first insulating film is formed over the surface of the semiconductor substrate in a manner to fill the trench.
  • An opening which reaches the first insulating film is made by anisotropic etching of the first insulating film, where the upper end corner of the opening of the first insulating film has a more gradual inclination than the upper end corner of the trench.
  • the above anisotropic etching process also reduces the thickness of the first insulating film lying over the semiconductor substrate surface.
  • a second insulating film is formed over the semiconductor substrate surface in a manner to fill the opening.
  • an electronic device such as a MOSFET (metal oxide semiconductor field effect transistor) is formed on the semiconductor substrate.
  • MOSFET metal oxide semiconductor field effect transistor
  • the air-gap space may become exposed on the substrate surface by a subsequent wet process. If the air-gap space in the trench is exposed on the substrate surface, photo-resist may get into the air-gap space through its exposed portion and become unremovable. The photo-resist in the air-gap space may spout and appear as a foreign substance in a later process, causing a pattern defect.
  • the present invention has been made in view of the above problem and has an object to provide a semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same.
  • a method for manufacturing a semiconductor device includes the following steps. First, a device having a conductive portion is completed on the main surface of a semiconductor substrate. Then, a first trench which surrounds the device when seen in a plan view is made in the main surface of the semiconductor substrate. An insulating film is formed over the device and in the first trench so as to cover the device and make an air-gap space in the first trench. Then, a hole which reaches the conductive portion of the device is made in the insulating film.
  • the first trench is made after completion of the device, so there is no possibility that photo-resist may get into the first trench in the course of making the device. Therefore, a semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same can be realized.
  • FIG. 1 is a schematic plan view showing the structure of a semiconductor device according to a first embodiment of the present invention in the form of a chip;
  • FIG. 2 is a partially sectional perspective view showing a device formation region shown in FIG. 1 as surrounded by a trench when viewed in a plan view;
  • FIG. 3 is a schematic sectional view showing the structure of the semiconductor device according to the first embodiment as a device surrounded by the trench as shown in FIG. 2 ;
  • FIG. 4 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 5 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 6 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 7 is a schematic sectional view showing a fourth step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 8 is a schematic sectional view showing a fifth step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 9 is a schematic sectional view showing a sixth step in the method for manufacturing the semiconductor device according to the first embodiment.
  • FIG. 10 is a schematic sectional view showing a seventh step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 11 is a schematic sectional view showing an eighth step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 12 is a schematic sectional view showing a ninth step in the method for manufacturing the semiconductor device according to the first embodiment
  • FIG. 13 is a schematic sectional view showing the structure of a sample used in a device evaluation test for comparison between an air-gap DTI structure and a solid DTI structure;
  • FIG. 14 shows the result of a test in which, with voltage applied to one terminal of the sample shown in FIG, 13 , the current flowing in the other terminal was measured;
  • FIG. 15 shows the result of a test in which the breakdown voltage was measured when the width of the DTI structure of the sample shown in FIG. 13 was changed;
  • FIG. 16A shows the field intensity distribution at breakdown when there is no air-gap space in the trench of the DTI structure in the sample shown in FIG. 13 and FIG. 16B is a partially enlarged view thereof;
  • FIG. 17A shows the field intensity distribution at breakdown when there is an air-gap space in the trench of the DTI structure in the sample shown in FIG. 13 and FIG. 17B is a partially enlarged view thereof;
  • FIG. 18 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to a second embodiment of the invention.
  • FIG. 19 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the second embodiment.
  • FIG. 20 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the second embodiment
  • FIG. 21 is a schematic sectional view showing the method for manufacturing a semiconductor device according to a third embodiment of the invention.
  • FIG. 22 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to a fourth embodiment of the invention.
  • FIG. 23 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the fourth embodiment.
  • FIG. 24 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the fourth embodiment.
  • FIG. 25 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to a fifth embodiment of the invention.
  • FIG. 26 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the fifth embodiment.
  • FIG. 27 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the fifth embodiment.
  • FIG. 28 is a schematic sectional view showing an example of isolation by DTI
  • FIG. 29 is a schematic sectional view showing another example of isolation by DTI.
  • FIG. 30 is a partially sectional perspective view showing a further example of isolation by DTI.
  • a BiC-DMOS (bipolar complementary double-diffused metal oxide semiconductor) chip CH has a logic section LG, for example, as an integration of low breakdown voltage CMOS (complementary MOS) transistors, and output drivers HV which use high breakdown voltage devices.
  • the region in which the logic section LG is formed is surrounded by a DTI structure when seen in a plan view.
  • CMOS complementary MOS
  • output drivers HV each device formation region is surrounded by a DTI structure when seen in a plan view.
  • the device formation region DFR for each high breakdown voltage device is surrounded by a trench DTR configuring a DTI structure when seen in a plan view.
  • This trench DTR is formed in a surface of a semiconductor substrate SUB.
  • the semiconductor substrate SUB is, for example, made of silicon and selectively has a trench STR in its main surface.
  • a buried insulating layer BIL is formed in this trench STR.
  • This trench STR and buried insulating layer BIL make up an STI (shallow trench isolation) structure.
  • a p ⁇ epitaxial region EP 1 and an n-type buried region NBR are formed over a p-type region PR of the semiconductor substrate SUB.
  • a p-type buried region PBR is selectively formed over the n-type buried region NBR.
  • a p ⁇ epitaxial region EP 2 is formed over the n-type buried region NBR and p-type buried region PBR.
  • a high breakdown voltage lateral MOS transistor is formed on the surface of the semiconductor substrate SUB in the p ⁇ epitaxial region EP 2 .
  • This high breakdown voltage lateral MOS transistor mainly has an n-type offset region NOR, an n-type well region NWR, a p-type well region PWR, an n + drain region DR, an n + source region SO, a gate insulating film GI and a gate electrode layer GE.
  • the n-type offset region NOR is formed on the surface of the semiconductor substrate SUB in a manner to make up a pn junction in combination with the p ⁇ epitaxial region EP 2 .
  • the n-type well region NWR is formed in a manner to contact the n-type offset region NOR and the n + drain region DR is formed on the surface of the semiconductor substrate SUB in a manner to contact the n-type well region NWR.
  • the p-type well region PWR is formed on the surface of the semiconductor substrate SUB in the p ⁇ epitaxial region EP 2 .
  • the n + source region SO is formed on the surface of the semiconductor substrate SUB in a manner to make up a pn junction in combination with the p-type well region PWR.
  • the p-type well region PWR and p ⁇ epitaxial region EP 2 lie between the n + source region SO and n-type offset region NOR along the surface of the semiconductor substrate SUB.
  • the gate electrode layer GE is funned over the semiconductor substrate SUB in a manner to face, through the gate insulating film GI, the p-type well region PWR and p ⁇ epitaxial region EP 2 lying between the n + source region SO and n-type offset region NOR.
  • One end of the gate electrode layer GE lies over the STI structure formed in the n-type offset region NOR.
  • a side wall insulating film SW is formed in a manner to cover the side wall of the gate electrode layer GE.
  • a silicide layer SC be formed over the surfaces of the n + source region SO, n + drain region DR and gate electrode layer GE, although this silicide layer SC is omissible.
  • a p-type sinker region PDR is formed in a manner to contact the p-type buried region PBR, where a p-type well region PWR and a p+ contact region PCR are formed near the surface of the semiconductor substrate SUB in the p-type sinker region PDR.
  • an STI structure is formed in the surface of the semiconductor substrate SUB between the p+ contact region PCR and n + source region SO.
  • an n-type sinker region NDR is formed in a manner to contact the n-type buried region NBR, where an n-type well region NWR and a n + contact region NCR are formed near the surface of the semiconductor substrate SUB in the n-type sinker region NDR. It is preferable that a silicide layer SC be formed over the surfaces of the n + contact region NCR and p+ contact region PCR, although such a silicide layer SC is omissible.
  • An insulating film IL 1 , an insulating film IL 2 and an interlayer insulating film II are stacked in order, covering the high breakdown voltage lateral MOS transistor.
  • the insulating film IL 1 is a silicon oxide film and the insulating film IL 2 is a silicon nitride film.
  • the interlayer insulating film II is, for example, a laminate comprised of BP-TEOS (boro-phospho-tetra-ethyl-ortho-silicate) and a silicon oxide film formed over it by plasma CVD (chemical vapor deposition).
  • the BP-TEOS (BPSG: boro-phosphate silicate glass) in the interlayer insulating film II should include an impure substance which is at least either a Group-III element or a Group-V element such as P-TEOS (PSG: phosphorus silicon glass) and B-TEOS (BSG: born silicate glass).
  • P-TEOS PSG: phosphorus silicon glass
  • B-TEOS B-TEOS
  • a contact hole CH is made in the insulating film IL 1 , insulating film IL 2 and interlayer insulating film II and a plug conductive layer PL is formed in the contact hole CH.
  • An interconnect layer ICL is formed over the interlayer insulating film II. The interconnect layer ICL is electrically coupled through the plug conductive layer PL in the contact hole CH with the conductive portion of the high breakdown voltage lateral MOS transistor MOS (source region SO, drain region DR, contact regions NCR and PCR, gate electrode layer GE and so on).
  • a DTI structure is formed in a manner to surround the formation region for the high breakdown voltage lateral MOS transistor when seen in a plan view.
  • This DTI structure includes a trench (first trench) DTR extending inward from the surface of the semiconductor substrate SUB, and an insulating film II formed in the trench DTR.
  • the trench DTR is formed so as to penetrate the p ⁇ epitaxial region EP 2 , n-type buried region NBR and p ⁇ epitaxial region EP 1 from the surface of the semiconductor substrate SUB and reach the p-type region PR.
  • the insulating film II formed in the trench DTR is part of the interlayer insulating film II formed over the high breakdown voltage lateral MOS transistor.
  • the trench DTR is not completely filled with the insulating film II but there is an air-gap space SP inside the trench DTR.
  • this air-gap space SP be formed at least in the vicinity of the junction between the n-type buried region NBR and p ⁇ epitaxial region EP 1 .
  • the height of the air-gap space SP may be almost equal to the depth of the trench. It is preferable that the aspect ratio (depth/width W) of the trench DTR be 1 or higher. It is also preferable that the width W of the trench DTR be 0.3 ⁇ m or more on the premise that the breakdown voltage is 80 V.
  • the trench DTR is formed in a region where there is an STI structure.
  • the trench DTR should be deeper than the trench STR.
  • a method for manufacturing a semiconductor device which includes a p-channel MOS transistor (hereinafter called a pMOS transistor), a CMOS transistor, and a nonvolatile semiconductor memory as well as a high breakdown voltage lateral MOS transistor according to this embodiment will be described referring to FIGS. 4 to 12 .
  • a pMOS transistor p-channel MOS transistor
  • CMOS transistor CMOS transistor
  • nonvolatile semiconductor memory as well as a high breakdown voltage lateral MOS transistor according to this embodiment
  • various devices high breakdown voltage lateral MOS transistor, pMOS transistor, CMOS transistor, and nonvolatile semiconductor memory are completed on the surface of the semiconductor substrate SUB.
  • the high breakdown voltage lateral MOS transistor includes an n-type offset region NOR, an n-type well region NWR, a p-type well region PWR, an n + drain region DR, an n + source region SO, a gate insulating film GI, and a gate electrode layer GE.
  • the pMOS transistor as a high breakdown voltage device includes a p-type offset region POR, an n-type well region NWR, a p-type well region PWR, a p+ drain region DR, a p+ source region SO, a gate insulating film GI, and a gate electrode layer GE.
  • the CMOS transistor is formed so as to complete the pMOS transistor and nMOS transistor.
  • the pMOS transistor includes an n-type well region NWR, a pair of LDL (lightly doped drain) p-type source/drain regions S/D, agate insulating film GI, and a gate electrode layer GE.
  • the nMOS transistor includes a p-type well region PWR, a pair of LDL n-type source/drain regions S/D, a gate insulating film GI, and a gate electrode layer GE.
  • the nonvolatile semiconductor memory uses, for example, a stack gate type memory transistor.
  • the stack gate type memory transistor includes a p-type well region PWR, an LDD n-type drain region DR, an n ⁇ source region SO, a gate insulating film GI, a floating gate electrode layer FG, an inter-gate insulating film GBI, and a control gate electrode layer CG.
  • a silicide layer SC may be formed on the surfaces of impurity regions such as the source regions and drain regions of these devices and on the surfaces of the gate electrodes. Also, side wall insulating layers SW are formed so as to cover the side walls of the gate electrode layers GE, FG and CG of the devices.
  • an insulating film IL 1 , an insulating film IL 2 and a mask film MK are stacked in a manner to cover the device.
  • the insulating film IL 1 may be a non-doped silicon oxide film with a thickness of 20 nm.
  • the insulating film IL 2 may be a silicon nitride film with a thickness of 50 nm.
  • the mask film MK may be a non-doped silicon oxide film with a thickness of 700 nm.
  • Photo-resist PRE is coated on the mask film MK.
  • patterning with photo-resist PRE is done by an ordinary photoengraving technique.
  • anisotropic etching is performed on the mask film MK, insulating film IL 2 , insulating film IL 1 , and STI structure in order. Consequently, a trench DTRA is formed in the surface of the semiconductor substrate SUB.
  • anisotropic etching is then performed on the semiconductor substrate SUB using the mask film MK as a mask. Consequently, a trench DTR is formed in a manner to penetrate the p ⁇ epitaxial region EP 2 , n-type buried region NBR and p ⁇ epitaxial region EP 1 from the surface of the semiconductor substrate SUB and reach the p-type region PR. After that, the mask film MK is removed by isotropic etching.
  • an insulating film IIA is formed over each device and in the trench DTR in a manner to cover the device and form an air-gap space SP inside the trench DTR.
  • This insulating film 11 A may be a BP-TEOS film with a thickness of 1450 nm.
  • the upper surface of the insulating film 11 A is flattened, for example, by CMP (chemical mechanical polishing). As a consequence, the thickness of the insulating film 11 A becomes, for example, 750 nm.
  • a silicon oxide film is formed over the insulating film IIA by a plasma CVD process.
  • the insulating film IIA and the silicon oxide film thus formed by the plasma CVD process make up an interlayer insulating film II.
  • a contact hole CH is made by an ordinary photoengraving technique and an etching technique in a manner to penetrate the interlayer insulating film II, insulating film IL 2 and insulating film IL 1 and reach the surface of the semiconductor substrate SUB.
  • the surface of the silicide layer SC formed on the surfaces of the source and drain regions is exposed through this contact hole CH.
  • a plug conductive layer PL is formed in the contact hole CH. After that, an interconnect layer ICL is formed over the interlayer insulating film II for electric coupling with the conductive portion of the device through the plug conductive layer PL.
  • the semiconductor device according to this embodiment is manufactured by the above procedure. Next, an explanation will be given of the result of the inventors' tests to investigate differences in characteristics (leak current, breakdown voltage, field intensity distribution at breakdown) between a DTI structure with an air-gap space in a trench DTR (air-gap structure) and one without such a space (solid structure).
  • a p ⁇ epitaxial region EP 1 , an n-type buried region NBR, and a p ⁇ epitaxial region EP 2 are stacked over a p-type region PR of a semiconductor substrate SUB.
  • a trench DTR is formed in the semiconductor substrate SUB in a manner to penetrate the p ⁇ epitaxial region EP 1 , n-type buried region NBR, and p ⁇ epitaxial region EP 2 from its surface and reach the p-type region PR.
  • An insulating film II is formed in this trench DTR.
  • One side of the p ⁇ epitaxial region EP 2 with respect to the trench DTR is electrically coupled with a conductive layer CL 1 and the other side is electrically coupled with a conductive layer CL 2 .
  • the inventors measured leak currents flowing between the conductive layers CL 1 and CL 2 when the voltage VH applied to the conductive layer CL 1 was changed under the following different sample conditions: the width of the trench DTR (DTI width) W was 0.6 ⁇ m, 0.8 ⁇ m and 1.0 ⁇ m.
  • FIG. 14 shows the result of the test.
  • the leak current was found to be between 1 ⁇ 10 ⁇ 10 A and 1 ⁇ 10 ⁇ 9 A regardless of the width W of the trench DTR when the trench DTR had no air-gap space SP, the leak current was found to be less than 1 ⁇ 10 ⁇ 10 A when the trench DTR had an air-gap space SP. This demonstrates that the leak current is lower when the trench DTR has an air-gap space SP than when it has no air-gap space SP.
  • FIG. 15 shows the result of the test.
  • the breakdown voltage BV rose as the width W of the trench DTR was changed from 0.6 ⁇ m to 0.8 ⁇ m to 1.0 ⁇ m, but it was 85 V or less regardless of the width.
  • the breakdown voltage BV remained virtually unchanged even though the width W of the trench DTR was changed (0.6 ⁇ m, 0.8 ⁇ m, 1.0 ⁇ m), but it was between 95 V and 100 V. This demonstrates that the breakdown voltage BV is higher when the trench DTR has an air-gap space SP than when it has no air-gap space SR.
  • FIGS. 16A and 16B and FIGS. 17A and 17B show the result of the test.
  • the field intensity was the highest in the vicinity of the interface between the n + buried region NB and p ⁇ epitaxial region EP 1 which are in contact with the trench DTR.
  • the breakdown voltage BV was 93 V.
  • the trench DTR of the DTI structure is formed after completion of a device such as a high breakdown voltage lateral MOS transistor as shown in FIGS. 4 to 7 , the trench DTR can be filled with the interlayer insulating film II. This makes it unnecessary to form an insulating film to fill the trench DTR in addition to the interlayer insulating film, leading to a substantial reduction in the number of manufacturing steps.
  • the trench DTR of the DTI structure is formed after completion of a device such as a high breakdown voltage lateral MOS transistor, there is another advantageous effect.
  • the surface of the insulating film to be filled in the trench DTR is less frequently subjected to wet etching in the manufacturing steps after completion of the device than in the manufacturing steps before completion of the device. For this reason, even when there is an air-gap space SP inside the trench DTR, the space SP is less likely to be exposed on the substrate surface. Consequently it is unlikely that foreign substance such as photo-resist may get into the space SP exposed on the substrate surface, which prevents a pattern defect due to spout of foreign substance front the air-gap space SP during the manufacturing process.
  • the trench DTR need not have a high fillability, so the number of manufacturing steps can be decreased.
  • an air-gap space SP in the trench DTR Furthermore, by making an air-gap space SP in the trench DTR, the influence of an electric field from an adjacent device which hampers expansion of a depletion layer (reverse field plate effect) is suppressed and as a consequence the isolation breakdown voltage is increased. Also, by making an air-gap space SP in the trench DTR, stress in the trench DTR is reduced and crystal defects attributable to such stress are thus suppressed.
  • the first embodiment concerns a DTI structure which is formed in a region where an STI structure exists
  • a DTI structure may be formed in a region where no STI structure exists.
  • the second embodiment, in which a DTI structure is formed in a region where no STI structure exists, is described below.
  • an insulating film IL 1 , an insulating film IL 2 and a mask film MK are stacked over the surface of a semiconductor substrate SUB in order. This process corresponds to the steps before photo-resist PRE coating in the first embodiment as shown in FIG. 5 .
  • anisotropic etching is performed on the mask film MK, insulting film IL 2 and insulating film IL 1 in order by an ordinary photoengraving technique and an etching technique.
  • anisotropic etching is performed on the semiconductor substrate SUB using the patterned mask film MK as a mask. Consequently, a trench DTR extending inward from the surface of the semiconductor substrate SUB is made. After that, the mask film MK is removed by isotropic etching.
  • Insulating film 11 A is formed over each device (not shown) and in the trench DTR in a manner to cover the device and form an air-gap space SP in the trench DTR.
  • this insulating film 11 A is made of BP-TEOS.
  • the DTI structure can be applied to a simple device without an STI structure.
  • the mask film MK is removed by isotropic etching in the manufacturing process according to the second embodiment, the mask film MK need not necessarily be removed.
  • the third embodiment, in which the mask film MK is not removed, is described below.
  • the manufacturing method according to the third embodiment includes the same steps as shown in FIGS. 18 and 19 in the second embodiment. Referring to FIG. 21 , after these steps, insulating film 11 A is formed over the mask film MK and in the trench DTR in a manner to cover the device (not shown) and form an air-gap space SP in the trench DTR without removing the mask film MK.
  • the step of removing the mask film MK is omitted, leading to further cost reduction and shorter turnaround time.
  • the insulating film IL 1 can be omitted.
  • the fourth embodiment, in which the insulating film IL 1 is omitted, is described below.
  • an insulating film IL 2 and a mask film MK are stacked over the surface of a semiconductor substrate SUB in order. This process corresponds to the steps before photo-resist PRE coating as shown in FIG. 5 in the first embodiment.
  • anisotropic etching is performed on the mask film MK and insulating film IL 2 using an ordinary photoengraving technique and an etching technique.
  • anisotropic etching is performed on the semiconductor substrate SUB using the mask film MK as a mask. Consequently, a trench DTR extending inward from the surface of the semiconductor substrate SUB is formed. After that, the mask film MK is removed by isotropic etching.
  • Insulating film IIA is formed over each device and in the trench DTR in a manner to cover the device and form an air-gap space SP in the trench DTR.
  • the insulating film IL 1 is omitted, further cost reduction and shorter turnaround time can be achieved.
  • the insulating film IL 1 , insulating film IL 2 and mask film MK are stacked in the manufacturing process according to the third embodiment, the insulating film IL 1 and insulating film IL 2 can be omitted.
  • a mask film MK is formed in a manner to contact the surface of a semiconductor substrate SUB directly. This step corresponds to the step before photoresist PRE coating as shown in FIG. 5 in the first embodiment.
  • anisotropic etching is performed on the mask film MK using an ordinary photoengraving technique and an etching technique.
  • insulating film 11 A is formed over the mask MK and in the trench DTR in a manner to cover each device and form an air-gap space SP in the trench DTR.
  • the insulating film IL 1 and insulating film IL 2 are omitted, further cost reduction and shorter turnaround time can be achieved.
  • device formation regions DFR pMOS transistor formation regions in the case shown in the figure
  • each surrounded by a DTI structure may be adjacent to each other with a specific region (SR) between them.
  • an STI structure may be formed on the surface of the semiconductor substrate SUB in the specific region SR.
  • the STI structure includes a trench STR formed in the surface of the semiconductor substrate SUB and an insulating film BIL buried in the trench STR.
  • device formation regions DFR each surrounded by a DTI structure, are adjacent to each other with only one trench DTR between them.
  • devices formed in neighboring device formation regions be of the same type.
  • a pMOS transistor is formed in a device formation region, it is preferable that a pMOS transistor be formed in a device formation region adjacent to that region.
  • the same well regions are located on both sides of the trench DTR lying between the device formation regions, eliminating the possibility of a problem related to well region diffusion before formation of the trench DTR.
  • the device to be formed in a device formation region DFR is a high breakdown voltage MOS transistor.
  • the present invention may also be applied to IGBTs (insulated gate bipolar transistors) and diodes and other types of high breakdown voltage devices.
  • “Completion of a device” in the manufacturing process means that main components which are required for the device to perform its function have been formed. More specifically, if the device is a diode, completion of the device means that an anode region and a cathode region have been formed; if the device is an MIS (metal insulation semiconductor) transistor, it means that a source region, a drain region, a gate insulating film, and a gate electrode have been formed; and if the device is an IGBT, it means that an emitter region, a base region, a drift region, a collector region, a gate insulating film and a gate electrode have been formed.
  • MIS metal insulation semiconductor
  • the interlayer insulating film II is, for example, a laminate comprised of BP-TEOS and a silicon oxide film formed by plasma CVD.
  • the interlayer insulating film II is not limited thereto but it may be made of different materials or be a single-layer film.
  • the interlayer insulating film formed in the trench DTR is intended for electric isolation between a device in a lower layer and a conductive layer in an upper layer such as an interconnect, and includes a film whose upper surface is flattened.
  • an insulating film such as a silicon oxide film or silicon nitride film, may be formed on the inner wall of the trench DTR by oxidization or nitridation or CVD before deposition of the interlayer insulating film II.
  • the present invention is particularly effective when it is applied to the manufacture of a semiconductor device having a trench.

Landscapes

  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

A semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same. A high breakdown voltage lateral MOS transistor including a source region and a drain region is completed on a surface of a semiconductor substrate. A trench which surrounds the transistor when seen in a plan view is made in the surface of the semiconductor substrate. An insulating film is formed over the transistor and in the trench so as to cover the transistor and form an air-gap space in the trench. Contact holes which reach the source region and drain region of the transistor respectively are made in an interlayer insulating film.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
The present appliction This is an application for reissue of U.S. Pat. No. 8,692,352 issued on Apr. 8, 2014, and is continuation of application Ser. No. 15/093,108 filed on Apr. 7, 2016, which is also an application for reissue of U.S. Pat. No. 8,692,352, from U.S. patent application Ser. No. 13/725,389 filed on Dec. 21, 2012, which is a Continuation of U.S. application Ser. No. 12/882,863 filed on Sep. 15, 2010, now U.S. Pat. No. 8,357,989, which in turn claims priority from Japanese application No. 2009-213345 filed on Sep. 15, 2009, the entire contents of each of which are hereby incorporated by reference into this application.
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device and a method for manufacturing the same and more particularly to a semiconductor device having a trench and a method for manufacturing the same.
A device isolation (deep trench isolation, or DTI) structure in which insulating film is filled in a trench with a high aspect ratio is disclosed in Japanese Unexamined Patent Publication No. 2002-118256.
In the technique described therein, a trench is first made in a surface of a semiconductor substrate and then a first insulating film is formed over the surface of the semiconductor substrate in a manner to fill the trench. An opening which reaches the first insulating film is made by anisotropic etching of the first insulating film, where the upper end corner of the opening of the first insulating film has a more gradual inclination than the upper end corner of the trench. The above anisotropic etching process also reduces the thickness of the first insulating film lying over the semiconductor substrate surface. After that, a second insulating film is formed over the semiconductor substrate surface in a manner to fill the opening.
After a DTI structure was formed as mentioned above, an electronic device such as a MOSFET (metal oxide semiconductor field effect transistor) is formed on the semiconductor substrate.
SUMMARY OF THE INVENTION
In the above technique, it is necessary to fill the high aspect-ratio trench with the first and second insulating films. This means that an insulating film deposition process must be performed twice and an anisotropic etching process to expand the upper end of the opening must also be performed, resulting in a longer flow time and an increase in processing time and cost.
In addition, if there is an air-gap space in the trench, the air-gap space may become exposed on the substrate surface by a subsequent wet process. If the air-gap space in the trench is exposed on the substrate surface, photo-resist may get into the air-gap space through its exposed portion and become unremovable. The photo-resist in the air-gap space may spout and appear as a foreign substance in a later process, causing a pattern defect.
The present invention has been made in view of the above problem and has an object to provide a semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same.
According to one aspect of the present invention, a method for manufacturing a semiconductor device includes the following steps. First, a device having a conductive portion is completed on the main surface of a semiconductor substrate. Then, a first trench which surrounds the device when seen in a plan view is made in the main surface of the semiconductor substrate. An insulating film is formed over the device and in the first trench so as to cover the device and make an air-gap space in the first trench. Then, a hole which reaches the conductive portion of the device is made in the insulating film.
According to this aspect of the invention, the first trench is made after completion of the device, so there is no possibility that photo-resist may get into the first trench in the course of making the device. Therefore, a semiconductor device which eliminates the need for high fillability through a simple process and a method for manufacturing the same can be realized.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic plan view showing the structure of a semiconductor device according to a first embodiment of the present invention in the form of a chip;
FIG. 2 is a partially sectional perspective view showing a device formation region shown in FIG. 1 as surrounded by a trench when viewed in a plan view;
FIG. 3 is a schematic sectional view showing the structure of the semiconductor device according to the first embodiment as a device surrounded by the trench as shown in FIG. 2;
FIG. 4 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 5 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 6 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 7 is a schematic sectional view showing a fourth step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 8 is a schematic sectional view showing a fifth step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 9 is a schematic sectional view showing a sixth step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 10 is a schematic sectional view showing a seventh step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 11 is a schematic sectional view showing an eighth step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 12 is a schematic sectional view showing a ninth step in the method for manufacturing the semiconductor device according to the first embodiment;
FIG. 13 is a schematic sectional view showing the structure of a sample used in a device evaluation test for comparison between an air-gap DTI structure and a solid DTI structure;
FIG. 14 shows the result of a test in which, with voltage applied to one terminal of the sample shown in FIG, 13, the current flowing in the other terminal was measured;
FIG. 15 shows the result of a test in which the breakdown voltage was measured when the width of the DTI structure of the sample shown in FIG. 13 was changed;
FIG. 16A shows the field intensity distribution at breakdown when there is no air-gap space in the trench of the DTI structure in the sample shown in FIG. 13 and FIG. 16B is a partially enlarged view thereof;
FIG. 17A shows the field intensity distribution at breakdown when there is an air-gap space in the trench of the DTI structure in the sample shown in FIG. 13 and FIG. 17B is a partially enlarged view thereof;
FIG. 18 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to a second embodiment of the invention;
FIG. 19 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the second embodiment;
FIG. 20 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the second embodiment;
FIG. 21 is a schematic sectional view showing the method for manufacturing a semiconductor device according to a third embodiment of the invention;
FIG. 22 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to a fourth embodiment of the invention;
FIG. 23 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the fourth embodiment;
FIG. 24 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the fourth embodiment;
FIG. 25 is a schematic sectional view showing a first step in the method for manufacturing the semiconductor device according to a fifth embodiment of the invention;
FIG. 26 is a schematic sectional view showing a second step in the method for manufacturing the semiconductor device according to the fifth embodiment;
FIG. 27 is a schematic sectional view showing a third step in the method for manufacturing the semiconductor device according to the fifth embodiment;
FIG. 28 is a schematic sectional view showing an example of isolation by DTI;
FIG. 29 is a schematic sectional view showing another example of isolation by DTI; and
FIG. 30 is a partially sectional perspective view showing a further example of isolation by DTI.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Next, the preferred embodiments of the present invention will be described referring to the accompanying drawings.
First Embodiment
Referring to FIG. 1, a BiC-DMOS (bipolar complementary double-diffused metal oxide semiconductor) chip CH has a logic section LG, for example, as an integration of low breakdown voltage CMOS (complementary MOS) transistors, and output drivers HV which use high breakdown voltage devices. The region in which the logic section LG is formed is surrounded by a DTI structure when seen in a plan view. In the output drivers HV, each device formation region is surrounded by a DTI structure when seen in a plan view.
Referring to FIG. 2, in the output drivers HV, the device formation region DFR for each high breakdown voltage device is surrounded by a trench DTR configuring a DTI structure when seen in a plan view. This trench DTR is formed in a surface of a semiconductor substrate SUB.
Next, a case that a high breakdown voltage lateral MOS transistor is used as the high breakdown voltage device will be explained.
Referring to FIG. 3, the semiconductor substrate SUB is, for example, made of silicon and selectively has a trench STR in its main surface. A buried insulating layer BIL is formed in this trench STR. This trench STR and buried insulating layer BIL make up an STI (shallow trench isolation) structure.
A p− epitaxial region EP1 and an n-type buried region NBR are formed over a p-type region PR of the semiconductor substrate SUB. A p-type buried region PBR is selectively formed over the n-type buried region NBR. A p− epitaxial region EP2 is formed over the n-type buried region NBR and p-type buried region PBR.
A high breakdown voltage lateral MOS transistor is formed on the surface of the semiconductor substrate SUB in the p− epitaxial region EP2. This high breakdown voltage lateral MOS transistor mainly has an n-type offset region NOR, an n-type well region NWR, a p-type well region PWR, an n+ drain region DR, an n+ source region SO, a gate insulating film GI and a gate electrode layer GE.
The n-type offset region NOR is formed on the surface of the semiconductor substrate SUB in a manner to make up a pn junction in combination with the p− epitaxial region EP2. The n-type well region NWR is formed in a manner to contact the n-type offset region NOR and the n+ drain region DR is formed on the surface of the semiconductor substrate SUB in a manner to contact the n-type well region NWR.
The p-type well region PWR is formed on the surface of the semiconductor substrate SUB in the p− epitaxial region EP2. The n+ source region SO is formed on the surface of the semiconductor substrate SUB in a manner to make up a pn junction in combination with the p-type well region PWR. The p-type well region PWR and p− epitaxial region EP2 lie between the n+ source region SO and n-type offset region NOR along the surface of the semiconductor substrate SUB.
The gate electrode layer GE is funned over the semiconductor substrate SUB in a manner to face, through the gate insulating film GI, the p-type well region PWR and p− epitaxial region EP2 lying between the n+ source region SO and n-type offset region NOR. One end of the gate electrode layer GE lies over the STI structure formed in the n-type offset region NOR. A side wall insulating film SW is formed in a manner to cover the side wall of the gate electrode layer GE.
In this embodiment, it is preferable that a silicide layer SC be formed over the surfaces of the n+ source region SO, n+ drain region DR and gate electrode layer GE, although this silicide layer SC is omissible.
In the p− epitaxial region EP2, a p-type sinker region PDR is formed in a manner to contact the p-type buried region PBR, where a p-type well region PWR and a p+ contact region PCR are formed near the surface of the semiconductor substrate SUB in the p-type sinker region PDR. For electric isolation between the p+ contact region PCR and n+ source region SO, an STI structure is formed in the surface of the semiconductor substrate SUB between the p+ contact region PCR and n+ source region SO.
In the p− epitaxial region EP2, an n-type sinker region NDR is formed in a manner to contact the n-type buried region NBR, where an n-type well region NWR and a n+ contact region NCR are formed near the surface of the semiconductor substrate SUB in the n-type sinker region NDR. It is preferable that a silicide layer SC be formed over the surfaces of the n+ contact region NCR and p+ contact region PCR, although such a silicide layer SC is omissible.
An insulating film IL1, an insulating film IL2 and an interlayer insulating film II are stacked in order, covering the high breakdown voltage lateral MOS transistor. For example, the insulating film IL1 is a silicon oxide film and the insulating film IL2 is a silicon nitride film. The interlayer insulating film II is, for example, a laminate comprised of BP-TEOS (boro-phospho-tetra-ethyl-ortho-silicate) and a silicon oxide film formed over it by plasma CVD (chemical vapor deposition). The BP-TEOS (BPSG: boro-phosphate silicate glass) in the interlayer insulating film II should include an impure substance which is at least either a Group-III element or a Group-V element such as P-TEOS (PSG: phosphorus silicon glass) and B-TEOS (BSG: born silicate glass).
A contact hole CH is made in the insulating film IL1, insulating film IL2 and interlayer insulating film II and a plug conductive layer PL is formed in the contact hole CH. An interconnect layer ICL is formed over the interlayer insulating film II. The interconnect layer ICL is electrically coupled through the plug conductive layer PL in the contact hole CH with the conductive portion of the high breakdown voltage lateral MOS transistor MOS (source region SO, drain region DR, contact regions NCR and PCR, gate electrode layer GE and so on).
A DTI structure is formed in a manner to surround the formation region for the high breakdown voltage lateral MOS transistor when seen in a plan view. This DTI structure includes a trench (first trench) DTR extending inward from the surface of the semiconductor substrate SUB, and an insulating film II formed in the trench DTR. The trench DTR is formed so as to penetrate the p− epitaxial region EP2, n-type buried region NBR and p− epitaxial region EP1 from the surface of the semiconductor substrate SUB and reach the p-type region PR.
The insulating film II formed in the trench DTR is part of the interlayer insulating film II formed over the high breakdown voltage lateral MOS transistor. The trench DTR is not completely filled with the insulating film II but there is an air-gap space SP inside the trench DTR.
It is preferable that this air-gap space SP be formed at least in the vicinity of the junction between the n-type buried region NBR and p− epitaxial region EP1. The height of the air-gap space SP may be almost equal to the depth of the trench. It is preferable that the aspect ratio (depth/width W) of the trench DTR be 1 or higher. It is also preferable that the width W of the trench DTR be 0.3 μm or more on the premise that the breakdown voltage is 80 V.
It is also possible that the trench DTR is formed in a region where there is an STI structure. In this case, in a region where the trench STR of the STI structure (second trench) is formed, the trench DTR should be deeper than the trench STR.
Next, a method for manufacturing a semiconductor device which includes a p-channel MOS transistor (hereinafter called a pMOS transistor), a CMOS transistor, and a nonvolatile semiconductor memory as well as a high breakdown voltage lateral MOS transistor according to this embodiment will be described referring to FIGS. 4 to 12.
Referring to FIG. 4, first of all, various devices (high breakdown voltage lateral MOS transistor, pMOS transistor, CMOS transistor, and nonvolatile semiconductor memory) are completed on the surface of the semiconductor substrate SUB.
The high breakdown voltage lateral MOS transistor includes an n-type offset region NOR, an n-type well region NWR, a p-type well region PWR, an n+ drain region DR, an n+ source region SO, a gate insulating film GI, and a gate electrode layer GE.
The pMOS transistor as a high breakdown voltage device includes a p-type offset region POR, an n-type well region NWR, a p-type well region PWR, a p+ drain region DR, a p+ source region SO, a gate insulating film GI, and a gate electrode layer GE.
The CMOS transistor is formed so as to complete the pMOS transistor and nMOS transistor. The pMOS transistor includes an n-type well region NWR, a pair of LDL (lightly doped drain) p-type source/drain regions S/D, agate insulating film GI, and a gate electrode layer GE. The nMOS transistor includes a p-type well region PWR, a pair of LDL n-type source/drain regions S/D, a gate insulating film GI, and a gate electrode layer GE.
The nonvolatile semiconductor memory uses, for example, a stack gate type memory transistor. The stack gate type memory transistor includes a p-type well region PWR, an LDD n-type drain region DR, an n− source region SO, a gate insulating film GI, a floating gate electrode layer FG, an inter-gate insulating film GBI, and a control gate electrode layer CG.
A silicide layer SC may be formed on the surfaces of impurity regions such as the source regions and drain regions of these devices and on the surfaces of the gate electrodes. Also, side wall insulating layers SW are formed so as to cover the side walls of the gate electrode layers GE, FG and CG of the devices.
Referring to FIG. 5, an insulating film IL1, an insulating film IL2 and a mask film MK are stacked in a manner to cover the device. The insulating film IL1 may be a non-doped silicon oxide film with a thickness of 20 nm. The insulating film IL2 may be a silicon nitride film with a thickness of 50 nm. The mask film MK may be a non-doped silicon oxide film with a thickness of 700 nm. Photo-resist PRE is coated on the mask film MK.
Referring to FIG. 6, patterning with photo-resist PRE is done by an ordinary photoengraving technique. Using the resist pattern PRE made by this patterning process as a mask, anisotropic etching is performed on the mask film MK, insulating film IL2, insulating film IL1, and STI structure in order. Consequently, a trench DTRA is formed in the surface of the semiconductor substrate SUB.
Referring to FIG. 7, anisotropic etching is then performed on the semiconductor substrate SUB using the mask film MK as a mask. Consequently, a trench DTR is formed in a manner to penetrate the p− epitaxial region EP2, n-type buried region NBR and p− epitaxial region EP1 from the surface of the semiconductor substrate SUB and reach the p-type region PR. After that, the mask film MK is removed by isotropic etching.
Referring to FIG. 8, as a result of the above isotropic etching process, the upper surface of the insulating film IL2 is exposed and the buried insulating film BIL of the STI structure which is exposed on the wall surface of the trench DTR is depleted (retracted) laterally as seen in the figure.
Referring to FIG. 9, an insulating film IIA is formed over each device and in the trench DTR in a manner to cover the device and form an air-gap space SP inside the trench DTR. This insulating film 11A may be a BP-TEOS film with a thickness of 1450 nm. The upper surface of the insulating film 11A is flattened, for example, by CMP (chemical mechanical polishing). As a consequence, the thickness of the insulating film 11A becomes, for example, 750 nm.
Referring to FIG. 10, a silicon oxide film is formed over the insulating film IIA by a plasma CVD process. The insulating film IIA and the silicon oxide film thus formed by the plasma CVD process make up an interlayer insulating film II.
Referring to FIG. 11, a contact hole CH is made by an ordinary photoengraving technique and an etching technique in a manner to penetrate the interlayer insulating film II, insulating film IL2 and insulating film IL1 and reach the surface of the semiconductor substrate SUB. For example, the surface of the silicide layer SC formed on the surfaces of the source and drain regions is exposed through this contact hole CH.
Referring to FIG. 12, a plug conductive layer PL is formed in the contact hole CH. After that, an interconnect layer ICL is formed over the interlayer insulating film II for electric coupling with the conductive portion of the device through the plug conductive layer PL.
The semiconductor device according to this embodiment is manufactured by the above procedure. Next, an explanation will be given of the result of the inventors' tests to investigate differences in characteristics (leak current, breakdown voltage, field intensity distribution at breakdown) between a DTI structure with an air-gap space in a trench DTR (air-gap structure) and one without such a space (solid structure).
First, samples which were used in the above tests to investigate the characteristics are explained below referring to FIG. 13. In the sample as shown in FIG. 13, a p− epitaxial region EP1, an n-type buried region NBR, and a p− epitaxial region EP2 are stacked over a p-type region PR of a semiconductor substrate SUB. A trench DTR is formed in the semiconductor substrate SUB in a manner to penetrate the p− epitaxial region EP1, n-type buried region NBR, and p− epitaxial region EP2 from its surface and reach the p-type region PR. An insulating film II is formed in this trench DTR. One side of the p− epitaxial region EP2 with respect to the trench DTR is electrically coupled with a conductive layer CL1 and the other side is electrically coupled with a conductive layer CL2.
The inventors measured leak currents flowing between the conductive layers CL1 and CL2 when the voltage VH applied to the conductive layer CL1 was changed under the following different sample conditions: the width of the trench DTR (DTI width) W was 0.6 μm, 0.8 μm and 1.0 μm. FIG. 14 shows the result of the test.
Referring to FIG. 14, whereas the leak current was found to be between 1×10−10 A and 1×10−9 A regardless of the width W of the trench DTR when the trench DTR had no air-gap space SP, the leak current was found to be less than 1×10−10 A when the trench DTR had an air-gap space SP. This demonstrates that the leak current is lower when the trench DTR has an air-gap space SP than when it has no air-gap space SP.
The inventors conducted a test to find how the breakdown voltage changes according to the width W of the trench DTR (DTI width). FIG. 15 shows the result of the test.
Referring to FIG. 15, when the trench DTR had no air-gap space SP, the breakdown voltage BV rose as the width W of the trench DTR was changed from 0.6 μm to 0.8 μm to 1.0 μm, but it was 85 V or less regardless of the width.
On the other hand, when the trench DTR had an air-gap space SP, the breakdown voltage BV remained virtually unchanged even though the width W of the trench DTR was changed (0.6 μm, 0.8 μm, 1.0 μm), but it was between 95 V and 100 V. This demonstrates that the breakdown voltage BV is higher when the trench DTR has an air-gap space SP than when it has no air-gap space SR.
Furthermore, a test on field intensity distributions at breakdown in the samples was conducted by isolation breakdown voltage simulations for comparison between a DTI structure with an air-gap space in a trench DTR and one without an air-gap space therein. FIGS. 16A and 16B and FIGS. 17A and 17B show the result of the test.
Referring to FIGS. 16A and 16B, in the case that the DTI structure had no air-gap space SP in the trench DTR, it was found that the field intensity was the highest in the vicinity of the interface between the n+ buried region NB and p− epitaxial region EP1 which are in contact with the trench DTR. At this time the breakdown voltage BV was 93 V.
Referring to FIGS. 17A and 17B, in the case that the DTI structure had an air-gap space SP in the trench DTR, it was found that the field intensity was lower in the vicinity of the interface between the n+ buried region NB and p− epitaxial region EP1 which were in contact with the trench DTR, than in the case shown in FIGS. 16A and 16B. At this time the breakdown voltage BV was 126 V and higher than in the case shown in FIGS. 16A and 16B.
These findings reveal that the filed intensity in an area in contact with the trench DTR is lower and the breakdown voltage is higher when the trench DTR has an air-gap space SP than when it has no air-gap space SP.
Next, the advantageous effects of this embodiment will be described. According to this embodiment, since the trench DTR of the DTI structure is formed after completion of a device such as a high breakdown voltage lateral MOS transistor as shown in FIGS. 4 to 7, the trench DTR can be filled with the interlayer insulating film II. This makes it unnecessary to form an insulating film to fill the trench DTR in addition to the interlayer insulating film, leading to a substantial reduction in the number of manufacturing steps.
When the trench DTR of the DTI structure is formed after completion of a device such as a high breakdown voltage lateral MOS transistor, there is another advantageous effect. The surface of the insulating film to be filled in the trench DTR is less frequently subjected to wet etching in the manufacturing steps after completion of the device than in the manufacturing steps before completion of the device. For this reason, even when there is an air-gap space SP inside the trench DTR, the space SP is less likely to be exposed on the substrate surface. Consequently it is unlikely that foreign substance such as photo-resist may get into the space SP exposed on the substrate surface, which prevents a pattern defect due to spout of foreign substance front the air-gap space SP during the manufacturing process.
Furthermore, since the air-gap space SP in the trench DTR is unlikely to be exposed on the surface, there is no problem with the existence of the air-gap space SP in the trench DTR. Therefore, the trench DTR need not have a high fillability, so the number of manufacturing steps can be decreased.
In addition, by making an air-gap space SP in the trench DTR purposely, leak currents of the devices isolated by DTI structures are reduced, breakdown voltages are increased and the field intensity in an area in contact with the trench DTR is lowered, as explained referring to FIGS. 13 to 17B.
Furthermore, by making an air-gap space SP in the trench DTR, the influence of an electric field from an adjacent device which hampers expansion of a depletion layer (reverse field plate effect) is suppressed and as a consequence the isolation breakdown voltage is increased. Also, by making an air-gap space SP in the trench DTR, stress in the trench DTR is reduced and crystal defects attributable to such stress are thus suppressed.
Furthermore, since a DTI structure is formed in a region where an STI structure exists, stress concentration on the opening of the trench DTR is relieved. This further suppresses crystal defects.
Second Embodiment
Although the first embodiment concerns a DTI structure which is formed in a region where an STI structure exists, a DTI structure may be formed in a region where no STI structure exists. The second embodiment, in which a DTI structure is formed in a region where no STI structure exists, is described below.
Referring to FIG. 18, an insulating film IL1, an insulating film IL2 and a mask film MK are stacked over the surface of a semiconductor substrate SUB in order. This process corresponds to the steps before photo-resist PRE coating in the first embodiment as shown in FIG. 5.
Referring to FIG. 19, anisotropic etching is performed on the mask film MK, insulting film IL2 and insulating film IL1 in order by an ordinary photoengraving technique and an etching technique.
Then, anisotropic etching is performed on the semiconductor substrate SUB using the patterned mask film MK as a mask. Consequently, a trench DTR extending inward from the surface of the semiconductor substrate SUB is made. After that, the mask film MK is removed by isotropic etching.
Referring to FIG. 20, as a result of the above isotropic etching process, the upper surface of the insulating film IL2 is exposed. Insulating film 11A is formed over each device (not shown) and in the trench DTR in a manner to cover the device and form an air-gap space SP in the trench DTR. For example, this insulating film 11A is made of BP-TEOS.
After that, the same steps as those shown in FIGS. 10 to 12 in the first embodiment are carried out to manufacture a semiconductor device according to the second embodiment in which a DTI structure is formed in a region where no STI structure exists.
According to the second embodiment, the DTI structure can be applied to a simple device without an STI structure.
Third Embodiment
Although the mask film MK is removed by isotropic etching in the manufacturing process according to the second embodiment, the mask film MK need not necessarily be removed. The third embodiment, in which the mask film MK is not removed, is described below.
The manufacturing method according to the third embodiment includes the same steps as shown in FIGS. 18 and 19 in the second embodiment. Referring to FIG. 21, after these steps, insulating film 11A is formed over the mask film MK and in the trench DTR in a manner to cover the device (not shown) and form an air-gap space SP in the trench DTR without removing the mask film MK.
Then, the same steps as those shown in FIGS. 10 to 12 in the first embodiment are carried out to manufacture a semiconductor device with the mask film MK not removed according to the third embodiment.
According to the third embodiment, the step of removing the mask film MK is omitted, leading to further cost reduction and shorter turnaround time.
Fourth Embodiment
Although the insulating film IL1, insulating film IL2 and mask film MK are stacked in the manufacturing process according to the second embodiment, the insulating film IL1 can be omitted. The fourth embodiment, in which the insulating film IL1 is omitted, is described below.
Referring to FIG. 22, an insulating film IL2 and a mask film MK are stacked over the surface of a semiconductor substrate SUB in order. This process corresponds to the steps before photo-resist PRE coating as shown in FIG. 5 in the first embodiment.
Referring to FIG. 23, anisotropic etching is performed on the mask film MK and insulating film IL2 using an ordinary photoengraving technique and an etching technique.
Then, anisotropic etching is performed on the semiconductor substrate SUB using the mask film MK as a mask. Consequently, a trench DTR extending inward from the surface of the semiconductor substrate SUB is formed. After that, the mask film MK is removed by isotropic etching.
Referring to FIG. 24, as a result of the isotropic etching process, the upper surface of the insulating film IL2 is exposed. Insulating film IIA is formed over each device and in the trench DTR in a manner to cover the device and form an air-gap space SP in the trench DTR.
After that, the same steps as those shown in FIGS. 10 to 12 in the first embodiment are carried out to manufacture a semiconductor device according to the fourth embodiment in which the insulating film IL1 is omitted.
According to the fourth embodiment, since the insulating film IL1 is omitted, further cost reduction and shorter turnaround time can be achieved.
Fifth Embodiment
Although the insulating film IL1, insulating film IL2 and mask film MK are stacked in the manufacturing process according to the third embodiment, the insulating film IL1 and insulating film IL2 can be omitted. The fifth embodiment, in which the insulating film IL1 and insulating film IL2 are omitted, is described below.
Referring to FIG. 25, a mask film MK is formed in a manner to contact the surface of a semiconductor substrate SUB directly. This step corresponds to the step before photoresist PRE coating as shown in FIG. 5 in the first embodiment.
Referring to FIG. 26, anisotropic etching is performed on the mask film MK using an ordinary photoengraving technique and an etching technique.
Then, anisotropic etching is performed on the semiconductor substrate SUB using the mask film MK as a mask. Consequently, a trench DTR extending inward from the surface of the semiconductor substrate SUB is formed.
Referring to FIG. 27, while the mask film MK is left or not removed, insulating film 11A is formed over the mask MK and in the trench DTR in a manner to cover each device and form an air-gap space SP in the trench DTR.
After that, the same steps as those shown in FIGS. 10 to 12 in the first embodiment are carried out to manufacture a semiconductor device according to the fifth embodiment in which the insulating film IL1 and insulating film IL2 are omitted.
According to the fifth embodiment, since the insulating film IL1 and insulating film IL2 are omitted, further cost reduction and shorter turnaround time can be achieved.
Sixth Embodiment
As shown in FIG. 28, device formation regions DFR (pMOS transistor formation regions in the case shown in the figure), each surrounded by a DTI structure, may be adjacent to each other with a specific region (SR) between them. In this case, an STI structure may be formed on the surface of the semiconductor substrate SUB in the specific region SR. As described earlier, the STI structure includes a trench STR formed in the surface of the semiconductor substrate SUB and an insulating film BIL buried in the trench STR.
As shown in FIGS. 29 and 30, it is also possible that device formation regions DFR, each surrounded by a DTI structure, are adjacent to each other with only one trench DTR between them.
When only one trench lies between device formation regions DFR, it is preferable that devices formed in neighboring device formation regions be of the same type. In other words, if a pMOS transistor is formed in a device formation region, it is preferable that a pMOS transistor be formed in a device formation region adjacent to that region.
If devices of the same type are formed in neighboring device formation regions DFR as mentioned above, the same well regions (n-type well region in the case of a pMOS transistor) are located on both sides of the trench DTR lying between the device formation regions, eliminating the possibility of a problem related to well region diffusion before formation of the trench DTR.
In the above explanations of the first to sixth embodiments, it has been assumed that the device to be formed in a device formation region DFR is a high breakdown voltage MOS transistor. However, the present invention may also be applied to IGBTs (insulated gate bipolar transistors) and diodes and other types of high breakdown voltage devices.
“Completion of a device” in the manufacturing process means that main components which are required for the device to perform its function have been formed. More specifically, if the device is a diode, completion of the device means that an anode region and a cathode region have been formed; if the device is an MIS (metal insulation semiconductor) transistor, it means that a source region, a drain region, a gate insulating film, and a gate electrode have been formed; and if the device is an IGBT, it means that an emitter region, a base region, a drift region, a collector region, a gate insulating film and a gate electrode have been formed.
In the explanations of the first to sixth embodiments, it has been assumed that the interlayer insulating film II is, for example, a laminate comprised of BP-TEOS and a silicon oxide film formed by plasma CVD. However, the interlayer insulating film II is not limited thereto but it may be made of different materials or be a single-layer film. The interlayer insulating film formed in the trench DTR is intended for electric isolation between a device in a lower layer and a conductive layer in an upper layer such as an interconnect, and includes a film whose upper surface is flattened.
In all the foregoing embodiments, if it is necessary to prevent solid phase diffusion of B (boron) or P (phosphor) in the interlayer insulating film II, an insulating film (liner film), such as a silicon oxide film or silicon nitride film, may be formed on the inner wall of the trench DTR by oxidization or nitridation or CVD before deposition of the interlayer insulating film II.
It should be considered that the embodiments disclosed herein are all illustrative and not restrictive. It should be understood that the scope of the invention is defined by the appended claims rather than by the above description, and all changes that fall within metes and bounds of the claims, or equivalence of such metes and bounds, are intended to be embraced by the claims.
The present invention is particularly effective when it is applied to the manufacture of a semiconductor device having a trench.

Claims (11)

What is claimed is:
1. A semiconductor device comprising:
a semiconductor substrate having a trench in a main surface thereof;
a device being formed over the main surface of the semiconductor substrate; and
an insulating film being formed over the device and in the trench so as to cover the device and form an air-gap space in the trench,
wherein a side surface of the trench on a same level of a bottom of the air-gap space directly contacts the semiconductor substrate.
2. A semiconductor device according to claim 1 wherein,
the device has a conductive portion, and
the insulating film has a hole which reaches the conductive portion.
3. A semiconductor device according to claim 1, wherein the trench is formed so as to surround the device when seen in a plan view.
4. A method of manufacturing a semiconductor device including 1) a first semiconductor layer having a first conductivity type, 2) a second semiconductor layer formed on the first semiconductor layer and having a second conductivity type different from the first conductivity type, 3) a third semiconductor layer formed on the second semiconductor layer and having the first conductivity type, and 4) a MOS transistor having a gate electrode over the third semiconductor layer, and source and drain regions in the third semiconductor layer,
the method comprising the steps of:
(a) forming a first trench extending from the third semiconductor layer to reach inside the first semiconductor layer, and surrounding the MOS transistor in plan view;
(b) forming a first insulating film covering the gate electrode and filling the first trench, while leaving an air-gap in the first trench; and
(c), before the step (a), forming a second trench in the third semiconductor layer,
wherein the first trench penetrates through the second semiconductor layer,
wherein the first trench is formed in the second trench, and
wherein the air-gap extends from the third semiconductor layer through the second semiconductor layer to the first semiconductor layer.
5. The method of manufacturing a semiconductor device according to claim 4, wherein a bottom of the air-gap is located in the first semiconductor layer.
6. The method of manufacturing a semiconductor device according to claim 4,
wherein the second trench is filled with a second insulating film, and
wherein an isolation region including the second trench contacts the source or drain region in the third semiconductor layer.
7. The method of manufacturing a semiconductor device according to claim 6, wherein the first trench surrounds the MOS transistor and the isolation region in plan view.
8. The method of manufacturing a semiconductor device according to claim 6, wherein the step (a) further includes:
(a-1) forming a mask film over the MOS transistor and the third semiconductor layer; and
(a-2) performing anisotropic etching to form the first trench in the first to third semiconductor layers by using the mask film.
9. The method of manufacturing a semiconductor device according to claim 8, wherein the mask film comprises silicon oxide (SiO).
10. The method of manufacturing a semiconductor device according claim 4, after the step (b), further comprising the steps of:
(d) forming a conductive layer in the first insulating film to reach the source or drain region; and
(e) forming an interconnecting layer, on the first insulating film, connected to the conductive layer.
11. The semiconductor device according to claim 4, wherein the first semiconductor layer includes a semiconductor substrate and an epitaxial region formed on the semiconductor substrate.
US15/919,925 2009-09-15 2018-03-13 Semiconductor device and method for manufacturing the same Active USRE48450E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/919,925 USRE48450E1 (en) 2009-09-15 2018-03-13 Semiconductor device and method for manufacturing the same

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2009213345A JP5729745B2 (en) 2009-09-15 2009-09-15 Semiconductor device and manufacturing method thereof
JP2009-213345 2009-09-15
US12/882,863 US8357989B2 (en) 2009-09-15 2010-09-15 Semiconductor device and method for manufacturing the same
US13/725,389 US8692352B2 (en) 2009-09-15 2012-12-21 Semiconductor device and method for manufacturing the same
US15/093,108 USRE46773E1 (en) 2009-09-15 2016-04-07 Semiconductor device and method for manufacturing the same
US15/919,925 USRE48450E1 (en) 2009-09-15 2018-03-13 Semiconductor device and method for manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/725,389 Reissue US8692352B2 (en) 2009-09-15 2012-12-21 Semiconductor device and method for manufacturing the same

Publications (1)

Publication Number Publication Date
USRE48450E1 true USRE48450E1 (en) 2021-02-23

Family

ID=43729665

Family Applications (4)

Application Number Title Priority Date Filing Date
US12/882,863 Active 2031-02-02 US8357989B2 (en) 2009-09-15 2010-09-15 Semiconductor device and method for manufacturing the same
US13/725,389 Ceased US8692352B2 (en) 2009-09-15 2012-12-21 Semiconductor device and method for manufacturing the same
US15/093,108 Active USRE46773E1 (en) 2009-09-15 2016-04-07 Semiconductor device and method for manufacturing the same
US15/919,925 Active USRE48450E1 (en) 2009-09-15 2018-03-13 Semiconductor device and method for manufacturing the same

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US12/882,863 Active 2031-02-02 US8357989B2 (en) 2009-09-15 2010-09-15 Semiconductor device and method for manufacturing the same
US13/725,389 Ceased US8692352B2 (en) 2009-09-15 2012-12-21 Semiconductor device and method for manufacturing the same
US15/093,108 Active USRE46773E1 (en) 2009-09-15 2016-04-07 Semiconductor device and method for manufacturing the same

Country Status (3)

Country Link
US (4) US8357989B2 (en)
JP (1) JP5729745B2 (en)
KR (2) KR101750043B1 (en)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9788790B2 (en) 2009-05-28 2017-10-17 Avinger, Inc. Optical coherence tomography for biological imaging
JP5729745B2 (en) * 2009-09-15 2015-06-03 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
KR101828063B1 (en) * 2011-05-17 2018-02-09 삼성전자주식회사 Semiconductor device and method of forming the same
KR101821413B1 (en) 2011-09-26 2018-01-24 매그나칩 반도체 유한회사 An isolation structure, an semiconductor device comprising the isolation structure, and method for fabricating the isolation structure thereof
US9117687B2 (en) 2011-10-28 2015-08-25 Texas Instruments Incorporated High voltage CMOS with triple gate oxide
JP5898473B2 (en) * 2011-11-28 2016-04-06 ルネサスエレクトロニクス株式会社 Semiconductor device
US9093296B2 (en) * 2012-02-09 2015-07-28 United Microelectronics Corp. LDMOS transistor having trench structures extending to a buried layer
US9269609B2 (en) 2012-06-01 2016-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor isolation structure with air gaps in deep trenches
JP6154583B2 (en) 2012-06-14 2017-06-28 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
JP6154582B2 (en) * 2012-06-14 2017-06-28 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
US9577035B2 (en) * 2012-08-24 2017-02-21 Newport Fab, Llc Isolated through silicon vias in RF technologies
JP5887233B2 (en) * 2012-09-10 2016-03-16 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
KR102057340B1 (en) 2013-03-29 2019-12-19 매그나칩 반도체 유한회사 Semiconductor device and manufactruing method thereof
US9076863B2 (en) 2013-07-17 2015-07-07 Texas Instruments Incorporated Semiconductor structure with a doped region between two deep trench isolation structures
JP6200818B2 (en) * 2014-01-21 2017-09-20 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP6189771B2 (en) * 2014-03-03 2017-08-30 ルネサスエレクトロニクス株式会社 Semiconductor device
JP6266418B2 (en) * 2014-04-14 2018-01-24 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP6238234B2 (en) * 2014-06-03 2017-11-29 ルネサスエレクトロニクス株式会社 Semiconductor device
JP6362449B2 (en) 2014-07-01 2018-07-25 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor integrated circuit device
US9401410B2 (en) * 2014-11-26 2016-07-26 Texas Instruments Incorporated Poly sandwich for deep trench fill
CN105870204A (en) * 2015-01-20 2016-08-17 三垦电气株式会社 Semiconductor device and electronic equipment
JP6317694B2 (en) * 2015-03-16 2018-04-25 株式会社東芝 Semiconductor device
KR101666753B1 (en) * 2015-06-18 2016-10-14 주식회사 동부하이텍 Semiconductor device and radio frequency module formed on high resistivity substrate
KR101692625B1 (en) * 2015-06-18 2017-01-03 주식회사 동부하이텍 Semiconductor device and radio frequency module formed on high resistivity substrate
JP6559499B2 (en) * 2015-08-10 2019-08-14 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
US10381342B2 (en) 2015-10-01 2019-08-13 Texas Instruments Incorporated High voltage bipolar structure for improved pulse width scalability
US9657419B2 (en) 2015-10-01 2017-05-23 Card-Monroe Corp. System and method for tufting sculptured and multiple pile height patterned articles
KR102616823B1 (en) * 2015-12-16 2023-12-22 삼성전자주식회사 Semiconductor Devices
US10233578B2 (en) 2016-03-17 2019-03-19 Card-Monroe Corp. Tufting machine and method of tufting
JP2017191858A (en) 2016-04-14 2017-10-19 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US9831305B1 (en) * 2016-05-06 2017-11-28 Vanguard International Semiconductor Corporation Semiconductor device and method for manufacturing the same
US9893070B2 (en) 2016-06-10 2018-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and fabrication method therefor
JP2018010985A (en) * 2016-07-14 2018-01-18 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US10020270B2 (en) * 2016-09-29 2018-07-10 Infineon Technologies Ag Semiconductor device including a LDMOS transistor, monolithic microwave integrated circuit and method
US10243047B2 (en) * 2016-12-08 2019-03-26 Globalfoundries Inc. Active and passive components with deep trench isolation structures
US10587263B2 (en) 2016-12-14 2020-03-10 Hitachi Automotive Systems, Ltd. Load drive apparatus
JP6936027B2 (en) 2017-03-09 2021-09-15 ルネサスエレクトロニクス株式会社 Semiconductor devices and their manufacturing methods
JP6416969B2 (en) * 2017-04-13 2018-10-31 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US10224396B1 (en) * 2017-11-20 2019-03-05 Globalfoundries Inc. Deep trench isolation structures
US10580906B1 (en) * 2018-10-01 2020-03-03 Nxp B.V. Semiconductor device comprising a PN junction diode
JP6637139B2 (en) * 2018-10-03 2020-01-29 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
KR102259601B1 (en) 2019-04-26 2021-06-02 주식회사 키 파운드리 Semiconductor Device having Deep Trench Structure and Method Thereof
US10971632B2 (en) * 2019-06-24 2021-04-06 Semiconductor Components Industries, Llc High voltage diode on SOI substrate with trench-modified current path
JP2021044315A (en) * 2019-09-09 2021-03-18 キオクシア株式会社 Non-volatile semiconductor storage device
CN112531026B (en) * 2019-09-17 2022-06-21 无锡华润上华科技有限公司 Lateral diffusion metal oxide semiconductor device and manufacturing method thereof
GB202001477D0 (en) 2020-02-04 2020-03-18 Search For The Next Ltd A structure and method for guarding a low voltage region of a semiconductor device from a high voltage region of the semiconductor device
JP7474214B2 (en) * 2021-03-17 2024-04-24 株式会社東芝 Semiconductor Device
JP7471250B2 (en) * 2021-03-19 2024-04-19 株式会社東芝 Semiconductor Device
US11855071B2 (en) * 2021-04-28 2023-12-26 Taiwan Semiconductor Manufacturing Company Limited BCD device layout area defined by a deep trench isolation structure and methods for forming the same
KR102881905B1 (en) * 2021-12-15 2025-11-05 주식회사 디비하이텍 Semiconductor device and method of manufacturing same
CN115832011A (en) * 2022-12-16 2023-03-21 联合微电子中心有限责任公司 Semiconductor device
JP2025089810A (en) 2023-12-04 2025-06-16 ルネサスエレクトロニクス株式会社 Semiconductor device and its manufacturing method
CN119092546B (en) * 2024-08-29 2025-09-19 芯联先锋集成电路制造(绍兴)有限公司 Semiconductor device, NLDMOS structure and preparation method thereof
CN118841440B (en) * 2024-09-20 2025-02-11 芯联先锋集成电路制造(绍兴)有限公司 MOS device and manufacturing method thereof

Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08255828A (en) 1995-03-17 1996-10-01 Nec Corp Semiconductor device and manufacture thereof
JPH098119A (en) 1995-06-14 1997-01-10 Toshiba Corp Semiconductor device and manufacturing method thereof
KR19990037412A (en) 1997-10-28 1999-05-25 가네꼬 히사시 High voltage CMOS structure semiconductor device and manufacturing method thereof
US5943578A (en) 1993-02-05 1999-08-24 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device having an element isolating region
US6184566B1 (en) 1996-06-19 2001-02-06 Advanced Micro Devices, Inc. Method and structure for isolating semiconductor devices after transistor formation
JP2002118256A (en) 2000-10-10 2002-04-19 Mitsubishi Electric Corp Semiconductor device having groove and method of manufacturing the same
JP2002184854A (en) 2000-12-12 2002-06-28 Sony Corp Method for manufacturing semiconductor device
US6621136B2 (en) 2001-09-28 2003-09-16 Semiconductor Components Industries Llc Semiconductor device having regions of low substrate capacitance
US20030197242A1 (en) * 2002-04-22 2003-10-23 United Microelectronics Corp. Structure and fabrication method of electrostatic discharge protection circuit
US6812525B2 (en) * 2002-06-25 2004-11-02 International Rectifier Corporation Trench fill process
US20050179111A1 (en) * 2004-02-12 2005-08-18 Iwen Chao Semiconductor device with low resistive path barrier
US20050245043A1 (en) 2004-04-21 2005-11-03 Stmicroelectronics Sa Method of fabricating an integrated circuit including hollow isolating trenches and corresponding integrated circuit
JP2005332959A (en) 2004-05-19 2005-12-02 Nippon Precision Circuits Inc Complementary bipolar semiconductor device and manufacturing method thereof
JP2006049828A (en) 2004-07-05 2006-02-16 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP2006228950A (en) 2005-02-17 2006-08-31 Sony Corp Semiconductor device and manufacturing method thereof
WO2007142969A1 (en) 2006-05-31 2007-12-13 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
JP2008021675A (en) 2006-07-10 2008-01-31 Renesas Technology Corp Semiconductor device and its fabrication process
JP2008112939A (en) 2006-10-31 2008-05-15 Hitachi Ltd Semiconductor device and manufacturing method thereof
JP2008118084A (en) 2006-10-31 2008-05-22 Hynix Semiconductor Inc Method for forming element isolation film of semiconductor element
JP2008159863A (en) 2006-12-25 2008-07-10 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP2009032967A (en) 2007-07-27 2009-02-12 Toshiba Corp Semiconductor device and manufacturing method thereof
JP2009164460A (en) 2008-01-09 2009-07-23 Renesas Technology Corp Semiconductor device
US20100035403A1 (en) * 2008-08-07 2010-02-11 Brown Brennan J Integrated Circuit Structure, Design Structure, and Method Having Improved Isolation and Harmonics
US20100308330A1 (en) * 2009-06-05 2010-12-09 Knut Stahrenberg Methods of Manufacturing Resistors and Structures Thereof
US8056756B2 (en) 2006-10-17 2011-11-15 Jms Co., Ltd. Communication member and medical container using the same
US8357989B2 (en) * 2009-09-15 2013-01-22 Renesas Electronics Corporation Semiconductor device and method for manufacturing the same
US8569839B2 (en) * 2010-01-20 2013-10-29 Renesas Electronics Corporation Semiconductor device and manufacturing method thereof

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10154755A (en) * 1996-11-25 1998-06-09 Sony Corp Method for manufacturing semiconductor device
JP2002280447A (en) * 2001-03-21 2002-09-27 Sony Corp Method for manufacturing semiconductor device
JP2009238866A (en) * 2008-03-26 2009-10-15 Fuji Electric Device Technology Co Ltd Manufacturing method of semiconductor device
JP2009297845A (en) * 2008-06-16 2009-12-24 Universal Shipbuilding Corp Grinding material collecting apparatus

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943578A (en) 1993-02-05 1999-08-24 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device having an element isolating region
JPH08255828A (en) 1995-03-17 1996-10-01 Nec Corp Semiconductor device and manufacture thereof
JPH098119A (en) 1995-06-14 1997-01-10 Toshiba Corp Semiconductor device and manufacturing method thereof
US6184566B1 (en) 1996-06-19 2001-02-06 Advanced Micro Devices, Inc. Method and structure for isolating semiconductor devices after transistor formation
KR19990037412A (en) 1997-10-28 1999-05-25 가네꼬 히사시 High voltage CMOS structure semiconductor device and manufacturing method thereof
US6313508B1 (en) 1997-10-28 2001-11-06 Nec Corporation Semiconductor device of high-voltage CMOS structure and method of fabricating same
KR100319506B1 (en) 1997-10-28 2002-06-20 가네꼬 히사시 Semiconductor device of high-voltage cmos structure and method of fabricating same
US6518144B2 (en) 2000-10-10 2003-02-11 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having trenches and process for same
JP2002118256A (en) 2000-10-10 2002-04-19 Mitsubishi Electric Corp Semiconductor device having groove and method of manufacturing the same
JP2002184854A (en) 2000-12-12 2002-06-28 Sony Corp Method for manufacturing semiconductor device
US6621136B2 (en) 2001-09-28 2003-09-16 Semiconductor Components Industries Llc Semiconductor device having regions of low substrate capacitance
US20030197242A1 (en) * 2002-04-22 2003-10-23 United Microelectronics Corp. Structure and fabrication method of electrostatic discharge protection circuit
US6812525B2 (en) * 2002-06-25 2004-11-02 International Rectifier Corporation Trench fill process
US20050179111A1 (en) * 2004-02-12 2005-08-18 Iwen Chao Semiconductor device with low resistive path barrier
US20050245043A1 (en) 2004-04-21 2005-11-03 Stmicroelectronics Sa Method of fabricating an integrated circuit including hollow isolating trenches and corresponding integrated circuit
JP2005332959A (en) 2004-05-19 2005-12-02 Nippon Precision Circuits Inc Complementary bipolar semiconductor device and manufacturing method thereof
JP2006049828A (en) 2004-07-05 2006-02-16 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP2006228950A (en) 2005-02-17 2006-08-31 Sony Corp Semiconductor device and manufacturing method thereof
WO2007142969A1 (en) 2006-05-31 2007-12-13 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
JP2008021675A (en) 2006-07-10 2008-01-31 Renesas Technology Corp Semiconductor device and its fabrication process
US8056756B2 (en) 2006-10-17 2011-11-15 Jms Co., Ltd. Communication member and medical container using the same
JP2008118084A (en) 2006-10-31 2008-05-22 Hynix Semiconductor Inc Method for forming element isolation film of semiconductor element
US7736991B2 (en) 2006-10-31 2010-06-15 Hynix Semiconductor Inc. Method of forming isolation layer of semiconductor device
JP2008112939A (en) 2006-10-31 2008-05-15 Hitachi Ltd Semiconductor device and manufacturing method thereof
US8415762B2 (en) 2006-10-31 2013-04-09 Hitachi, Ltd. Semiconductor device for performing photoelectric conversion
JP2008159863A (en) 2006-12-25 2008-07-10 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
US7652346B2 (en) 2006-12-25 2010-01-26 Panasonic Corporation Semiconductor device and manufacturing method thereof
JP2009032967A (en) 2007-07-27 2009-02-12 Toshiba Corp Semiconductor device and manufacturing method thereof
JP2009164460A (en) 2008-01-09 2009-07-23 Renesas Technology Corp Semiconductor device
US20100035403A1 (en) * 2008-08-07 2010-02-11 Brown Brennan J Integrated Circuit Structure, Design Structure, and Method Having Improved Isolation and Harmonics
US20100308330A1 (en) * 2009-06-05 2010-12-09 Knut Stahrenberg Methods of Manufacturing Resistors and Structures Thereof
US8357989B2 (en) * 2009-09-15 2013-01-22 Renesas Electronics Corporation Semiconductor device and method for manufacturing the same
US8569839B2 (en) * 2010-01-20 2013-10-29 Renesas Electronics Corporation Semiconductor device and manufacturing method thereof

Non-Patent Citations (9)

* Cited by examiner, † Cited by third party
Title
Final Office Action issued in related parent U.S. Appl. No. 15/093,108, dated Apr. 20, 2017.
Japanese Office Action issued in corresponding Japanese Patent Application No. 2016-201649, dated May 8, 2018, with English Translation.
Japanese Office Action issued Japanese Application No. 2009-213345 dated Oct. 22, 2013, with English Translation, 7 pgs.
Non-Final Office Action issued in related parent U.S. Appl. No. 15/093,108, dated Dec. 9, 2016.
Notice of Allowance issued in related parent U.S. Appl. No. 15/093,108, dated Oct. 30, 2017.
Notification of Reasons for Refusal dated Feb. 9, 2016, which issued in corresponding Japanese Application No. 2015-068517.
Office Action issued in corresponding Japanese Patent Application No. 2016-201649, dated Sep. 5, 2017.
Office Action issued in corresponding Korean Patent Application No. 10-2010-0089930, dated Sep. 12, 2016.
Office Action issued in corresponding Korean Patent Application No. 10-2017-0076448, dated Jul. 8, 2017 with English Translation.

Also Published As

Publication number Publication date
USRE46773E1 (en) 2018-04-03
KR20170074833A (en) 2017-06-30
US20110062547A1 (en) 2011-03-17
US8357989B2 (en) 2013-01-22
JP2011066067A (en) 2011-03-31
US8692352B2 (en) 2014-04-08
KR101750043B1 (en) 2017-06-22
KR101879989B1 (en) 2018-07-18
KR20110030356A (en) 2011-03-23
JP5729745B2 (en) 2015-06-03
US20130134549A1 (en) 2013-05-30

Similar Documents

Publication Publication Date Title
USRE48450E1 (en) Semiconductor device and method for manufacturing the same
US7981783B2 (en) Semiconductor device and method for fabricating the same
TWI548086B (en) Ditch type lateral diffusion metal oxide semiconductor component and manufacturing method thereof
US7745294B2 (en) Methods of manufacturing trench isolated drain extended MOS (demos) transistors and integrated circuits therefrom
US8043918B2 (en) Semiconductor device and its manufacturing method
US7465989B2 (en) High withstand voltage trenched MOS transistor and manufacturing method thereof
US9219145B2 (en) Semiconductor device and method of manufacturing the same
US11532741B2 (en) Semiconductor device having vertical DMOS and manufacturing method thereof
KR20180111534A (en) Semiconductor device and method of manufacturing the same
KR20130007474A (en) Semiconductor device
US8946805B2 (en) Reduced area single poly EEPROM
US20080073731A1 (en) High withstand voltage transistor and manufacturing method thereof, and semiconductor device adopting high withstand voltage transistor
JP6029704B2 (en) Semiconductor device and manufacturing method thereof
JP2017011311A (en) Semiconductor device and manufacturing method of the same
KR100853799B1 (en) Trench gate semiconductor device and manufacturing method thereof
KR20190128374A (en) Semiconductor device and method of fabricating the same
US12087857B2 (en) Semiconductor device and method for manufacturing the same
US20240243130A1 (en) Semiconductor Die with a Vertical Power Transistor Device
JP2012033841A (en) Semiconductor device and manufacturing method of the same
KR20190118812A (en) Semiconductor device and method of fabricating the same
JP2024179687A (en) Semiconductor device manufacturing method and semiconductor device
KR20180118085A (en) Semiconductor Device having a power metal-oxide-silicon transistor

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

CC Certificate of correction
MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12