USRE47456E1 - Pattern transfer apparatus and method for fabricating semiconductor device - Google Patents

Pattern transfer apparatus and method for fabricating semiconductor device Download PDF

Info

Publication number
USRE47456E1
USRE47456E1 US15/143,264 US201615143264A USRE47456E US RE47456 E1 USRE47456 E1 US RE47456E1 US 201615143264 A US201615143264 A US 201615143264A US RE47456 E USRE47456 E US RE47456E
Authority
US
United States
Prior art keywords
pattern
region
transfer
chip
template
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US15/143,264
Inventor
Yuji Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Toshiba Memory Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Memory Corp filed Critical Toshiba Memory Corp
Priority to US15/143,264 priority Critical patent/USRE47456E1/en
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KABUSHIKI KAISHA TOSHIBA
Application granted granted Critical
Publication of USRE47456E1 publication Critical patent/USRE47456E1/en
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION CHANGE OF NAME AND ADDRESS Assignors: K.K. PANGEA
Assigned to KIOXIA CORPORATION reassignment KIOXIA CORPORATION CHANGE OF NAME AND ADDRESS Assignors: TOSHIBA MEMORY CORPORATION
Assigned to K.K. PANGEA reassignment K.K. PANGEA MERGER Assignors: TOSHIBA MEMORY CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0002Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures

Definitions

  • Embodiments described herein relate generally to a pattern transfer apparatus and methods for fabricating a semiconductor device.
  • the nanoimprinting method is a method in which an original plate at which a pattern to be transferred is formed (i.e., a template) is pressed on a resist layer of an imprinting material applied on a substrate, and then the resist layer is cured to transfer the pattern to the resist layer.
  • a template an original plate at which a pattern to be transferred is formed
  • the resist layer is cured to transfer the pattern to the resist layer.
  • FIG. 1 is a schematic perspective view of a pattern transfer apparatus according to a first embodiment
  • FIGS. 2A and 2B are plan views of a template and a wafer in the pattern transfer apparatus of FIG. 1 illustrating the relationship between the template and the shot regions of the wafer;
  • FIGS. 3A and 3B are cross-sectional views illustrating an imprinting method employed at the shot region SA of FIG. 2A ;
  • FIGS. 4A and 4B are cross-sectional views illustrating an imprinting method employed at the shot region SC of FIG. 2A ;
  • FIGS. 5A and 5B are cross-sectional views illustrating an imprinting method employed at the shot region SB of FIG. 2A .
  • a pattern transfer apparatus is provided with a transfer region selecting part.
  • the transfer region selecting part selects 1 to N ⁇ 1 transfer regions to be used to perform the transfer to regions of the transferring substrate corresponding to part of the N transfer regions such that the number of the transfer to be performed using each of the N transfer regions is evened out.
  • FIG. 1 is a schematic perspective view of a pattern transfer apparatus according to a first embodiment.
  • the pattern transfer apparatus is provided with a stage 1 that holds a wafer W used as a transferring substrate, a template TM to be used for imprinting, a nozzle 4 that delivers an imprinting material onto the wafer W, and an ultraviolet irradiating unit 3 that irradiates the imprinting material on the wafer W with ultraviolet light via the template TM.
  • the template TM is provided with N transfer regions (N is an integer of 2 or larger).
  • the transfer regions can be provided such that a one-to-one correspondence is established between the transfer regions and the chip regions of the wafer W.
  • the nozzle 4 is coupled to a tank 5 that stores the imprinting material, and can be moved above the wafer W back and forth, right and left, and up and down.
  • the stage 1 can be moved back and forth, and right and left.
  • the template TM can be moved up and down.
  • the stage 1 is provided with driving parts 6 and 7 that move the stage 1 back and forth, and right and left.
  • the template TM is provided with a driving part 8 that moves the template TM up and down.
  • the pattern transfer apparatus is further provided with a driving control unit 9 which drivingly controls the driving parts 6 to 8 so that the number of pattern transfer to be performed using each of the N transfer regions of the template TM is evened out.
  • the driving control unit 9 is provided with a transfer region selecting part 11 and a transfer order setting part 12 .
  • the transfer region selecting part 11 can select the 1 to N ⁇ 1 transfer regions from among the N transfer regions to even out the number of pattern transfer to be performed using each of the N transfer regions of the template TM.
  • the transfer order setting part 12 can set the order of pattern transfer from the template TM to the wafer W such that nonselected one(s) of the transfer regions of the template TM does not collide with transfer-performed region(s) of the wafer W.
  • FIGS. 2A and 2B are plan views in the pattern transfer apparatus of FIG. 1 illustrating the relationship between the template and the shot regions of the wafer.
  • the template TM is provided with four transfer regions T 1 to T 4 ; as illustrated in FIG. 2A , the wafer W is provided with a pattern nonforming region R 1 and a pattern forming region R 2 .
  • the pattern forming region R 2 is provided with shot regions SH.
  • Each shot region SH is provided with chip regions C 1 to C 4 .
  • the transfer regions T 1 to T 4 of the template TM are allowed to respectively correspond to the chip regions C 1 to C 4 of the wafer W.
  • an imprinting material is applied through the nozzle 4 onto the wafer W every shot region SH.
  • the ultraviolet irradiation unit 3 irradiates the imprinting material with ultraviolet light with the template TM pressed on the imprinting material to cure the imprinting material, and then the above processing is repeated from one of the shot regions SH to another, whereby imprinting patterns can be formed on the entire pattern forming region R 2 of the wafer W.
  • the transfer regions T 2 and T 4 of the template TM overlap into the shot region SB; therefore, in the case where pattern transfer to the shot region SB has already been performed, the shot region SB as a transfer-performed region collides with the transfer regions T 2 and T 4 of the template TM, and thus an imprinting pattern formed at the transfer-performed shot region SB is damaged.
  • the order of pattern transfer to the shot region SA is set so that the transfer to the shot region SA is performed before the transfer to the shot region SB is performed.
  • FIGS. 3A and 3B are cross-sectional views illustrating an imprinting method employed at the shot region SA of FIG. 2A .
  • the shot region SB adjoins the shot region SA.
  • an imprinting material 12 A′ is delivered through the nozzle 4 onto the shot region SA of the wafer W by using a method such as an inkjet method.
  • an ultraviolet cure resist for example, can be used as the imprinting material 12 A′.
  • the template TM is pressed on the imprinting material 12 A′ to form an imprinting pattern 12 A on the wafer W.
  • the template TM can be made of quartz, for example.
  • concave portions K corresponding to the imprinting pattern 12 A; that is, by pressing the template TM on the imprinting material 12 A′, the imprinting material 12 A′ is sucked up into the concave portions K by a capillary phenomenon, whereby the imprinting pattern 12 A corresponding to the shape of the concave portions K is formed.
  • the imprinting pattern 12 A cures.
  • an ultraviolet cure resist may be used as the imprinting material 12 A′ to cure the imprinting pattern 12 A, but a thermosetting resist may be used.
  • the transfer regions T 1 and T 3 of the template TM can be pressed on the imprinting material 12 A′. And further, before forming an imprinting pattern 12 B (see FIG. 5B ) at the shot region SB, the imprinting pattern 12 A can be formed at the shot region SA. Therefore, in the case where the transfer regions T 2 and T 4 of the template TM also overlap into the shot region SB when forming the imprinting pattern 12 A at the shot region SA, it is possible to prevent the imprinting pattern 12 B at the shot region SB from being damaged.
  • FIGS. 4A and 4B are cross-sectional views illustrating an imprinting method employed at the shot region SC of FIG. 2A .
  • the shot region SD adjoins the shot region SC.
  • an imprinting material 12 C′ is delivered through the nozzle 4 onto the shot region SC of the wafer W by using a method such as an inkjet method.
  • an imprinting pattern 12 C is formed on the wafer W.
  • the imprinting pattern 12 C cures.
  • the transfer regions T 2 and T 4 of the template TM can be pressed on the imprinting material 12 C′. Therefore, at the shot region SA, the transfer regions T 1 and T 3 of the template TM can be used; at the shot region SC, the transfer regions T 2 and T 4 of the template TM can be used. Thus, in the case where imperfect shots result at the shot regions SA and SC too, the number of the transfer performed using the shot regions T 1 to T 4 of the template TM can be evened out, whereby the life of the template TM can be lengthened.
  • FIGS. 5A and 5B are cross-sectional views illustrating an imprinting method employed at the shot region SB of FIG. 2A .
  • an imprinting material 12 B′ is delivered through the nozzle 4 onto the shot region SB by using a method such as an inkjet method.
  • the template TM is pressed on the imprinting material 12 B′ to form an imprinting pattern 12 B on the wafer W.
  • the imprinting pattern 12 B cures.
  • the wafer W is processed via the imprinting patterns, whereby semiconductor devices can be made on the wafer W.
  • etching processing may be performed, or ion implantation processing may be performed.
  • the template TM can be provided with N transfer regions.
  • the transfer regions T 1 to T 4 correspond respectively to the chip regions C 1 to C 4 of the wafer W has been taken as an example in FIGS. 2A and 2B
  • the transfer regions T 1 to T 4 may correspond to circuit blocks and so on.
  • a conductive layer or an insulating layer may be formed on the wafer W as the underlying layer for the imprinting pattern formation.
  • pattern transfer to the shot region SA is performed using the transfer regions T 1 and T 3 of the template TM
  • pattern transfer to the shot region SC is performed using the transfer regions T 2 and T 4 of the template TM.
  • pattern transfer to the shot regions SA and SC can be performed using the transfer regions T 1 and T 3 of the template TM.
  • the number of the transfer performed using the transfer regions T 1 and T 3 of the template TM comes to 60 times, and the number of the transfer performed using the transfer regions T 2 and T 4 of the template TM comes to 61 times.
  • the number of the transfer performed using the transfer regions T 1 and T 3 of the template TM comes to 61 times, and the number of the transfer performed using the transfer regions T 2 and T 4 of the template TM comes to 60 times.
  • the total number of the transfer performed using the transfer regions T 1 to T 4 of the template TM comes to 121 times, and thus a correspondence is seen between the number of the transfer performed using the transfer regions T 1 and T 3 and the number of the transfer performed using the transfer regions T 2 and T 4 . That is, by selecting the transfer regions T 1 to T 4 such that the number of pattern transfer performed using the transfer regions T 1 to T 4 is evened out with respect to the M wafers W (M is a positive integer), the correspondence between the number of the transfer performed using the transfer regions T 1 to T 4 can be implemented.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Shaping Of Tube Ends By Bending Or Straightening (AREA)

Abstract

A pattern transfer apparatus according to one embodiment includes a transfer region selecting part that performs operation in which when performing pattern transfer from a template provided with N transfer regions (N is an integer of 2 or larger) to a transferring substrate a plurality of times, 1 to N−1 transfer regions, which are to be used to perform the transfer to regions of the transferring substrate corresponding to part of the N transfer regions, are selected such that the number of the transfer to be performed using each of the N transfer regions is evened out.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a reissue of U.S. Pat. No. 8,709,955, issued on Apr. 29, 2014 from U.S. patent application Ser. No. 13/422,942, which is based upon and claims the benefit of priority from Japanese Patent Application No. 2010-189465, filed on Aug. 31, 2011; the. The entire contents of which the above-identified applications are incorporated herein by reference.
FIELD
Embodiments described herein relate generally to a pattern transfer apparatus and methods for fabricating a semiconductor device.
BACKGROUND
Attention is being given to a nanoimprinting method in which a pattern formed at an original plate is transferred to transferring substrates in a semiconductor device fabrication process. The nanoimprinting method is a method in which an original plate at which a pattern to be transferred is formed (i.e., a template) is pressed on a resist layer of an imprinting material applied on a substrate, and then the resist layer is cured to transfer the pattern to the resist layer. In the nanoimprinting pattern formation method, breakage and defects sometimes occur at templates since imprinting is done by firmly pressing the templates to wafers.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic perspective view of a pattern transfer apparatus according to a first embodiment;
FIGS. 2A and 2B are plan views of a template and a wafer in the pattern transfer apparatus of FIG. 1 illustrating the relationship between the template and the shot regions of the wafer;
FIGS. 3A and 3B are cross-sectional views illustrating an imprinting method employed at the shot region SA of FIG. 2A;
FIGS. 4A and 4B are cross-sectional views illustrating an imprinting method employed at the shot region SC of FIG. 2A; and
FIGS. 5A and 5B are cross-sectional views illustrating an imprinting method employed at the shot region SB of FIG. 2A.
DETAILED DESCRIPTION
A pattern transfer apparatus according to the present embodiment is provided with a transfer region selecting part. When performing pattern transfer from a template provided with N transfer regions (N is an integer of 2 or larger) to a transferring substrate a plurality of times, the transfer region selecting part selects 1 to N−1 transfer regions to be used to perform the transfer to regions of the transferring substrate corresponding to part of the N transfer regions such that the number of the transfer to be performed using each of the N transfer regions is evened out.
The pattern transfer apparatus and methods for fabricating a semiconductor device according to the present embodiments will be described below with reference to the accompanying drawings; however, note that the present invention is not limited to these embodiments.
First Embodiment
FIG. 1 is a schematic perspective view of a pattern transfer apparatus according to a first embodiment.
As illustrated in FIG. 1, the pattern transfer apparatus is provided with a stage 1 that holds a wafer W used as a transferring substrate, a template TM to be used for imprinting, a nozzle 4 that delivers an imprinting material onto the wafer W, and an ultraviolet irradiating unit 3 that irradiates the imprinting material on the wafer W with ultraviolet light via the template TM.
The template TM is provided with N transfer regions (N is an integer of 2 or larger). The transfer regions can be provided such that a one-to-one correspondence is established between the transfer regions and the chip regions of the wafer W. The nozzle 4 is coupled to a tank 5 that stores the imprinting material, and can be moved above the wafer W back and forth, right and left, and up and down.
The stage 1 can be moved back and forth, and right and left. The template TM can be moved up and down. The stage 1 is provided with driving parts 6 and 7 that move the stage 1 back and forth, and right and left. The template TM is provided with a driving part 8 that moves the template TM up and down.
The pattern transfer apparatus is further provided with a driving control unit 9 which drivingly controls the driving parts 6 to 8 so that the number of pattern transfer to be performed using each of the N transfer regions of the template TM is evened out. The driving control unit 9 is provided with a transfer region selecting part 11 and a transfer order setting part 12. The transfer region selecting part 11 can select the 1 to N−1 transfer regions from among the N transfer regions to even out the number of pattern transfer to be performed using each of the N transfer regions of the template TM. The transfer order setting part 12 can set the order of pattern transfer from the template TM to the wafer W such that nonselected one(s) of the transfer regions of the template TM does not collide with transfer-performed region(s) of the wafer W.
FIGS. 2A and 2B are plan views in the pattern transfer apparatus of FIG. 1 illustrating the relationship between the template and the shot regions of the wafer.
As illustrated in FIG. 2B, the template TM is provided with four transfer regions T1 to T4; as illustrated in FIG. 2A, the wafer W is provided with a pattern nonforming region R1 and a pattern forming region R2. The pattern forming region R2 is provided with shot regions SH. Each shot region SH is provided with chip regions C1 to C4. The transfer regions T1 to T4 of the template TM are allowed to respectively correspond to the chip regions C1 to C4 of the wafer W.
To begin with, an imprinting material is applied through the nozzle 4 onto the wafer W every shot region SH. Next, the ultraviolet irradiation unit 3 irradiates the imprinting material with ultraviolet light with the template TM pressed on the imprinting material to cure the imprinting material, and then the above processing is repeated from one of the shot regions SH to another, whereby imprinting patterns can be formed on the entire pattern forming region R2 of the wafer W.
In that case, however, at the perimeter of the pattern forming region R2, imperfect shots result. At the imperfect shots, only part of the four transfer regions T1 to T4 of the template TM is used. That is, at the imperfect shots, certain regions of the transfer regions T1 to T4 are frequently used, and thus the number of the transfer performed using the transfer regions T1 to T4 becomes unbalanced.
For example, since there are only two chip regions at shot regions SA and SC, imperfect shots result. In the case where it is assumed that at that time, the transfer to the shot regions SA and SC has been repeated using the transfer regions T2 and T4 of the template TM along an arrow on the wafer W, the number of the transfer performed using the transfer regions T1 and T3 of the template TM comes to 59 times, and the number of the transfer performed using the transfer regions T2 and T4 of the template TM comes to 62 times.
When the number of the transfer performed using the transfer regions T1 to T4 has become unbalanced like the above, the possibility of occurrence of breakage and defects increases at the transfer regions T2 and T4 with which the transfer has been frequently performed. And further, in the case where breakage and defects have been caused even at part of the transfer regions T1 to T4, the use of the entire template TM becomes impossible.
On the other hand, in the case where it is assumed that pattern transfer to the shot region SA has been performed using the transfer regions T1 and T3 of the template TM and pattern transfer to the shot region SC has been performed using the transfer regions T2 and T4 of the template TM, the number of the transfer performed using the transfer regions T1 and T3 of the template TM comes to 60 times, and the number of the transfer performed using the transfer regions T2 and T4 of the template TM comes to 61 times.
Therefore, when compared with the case where the transfer to the shot regions SA and SC has been performed using the transfer regions T2 and T4 of the template TM, the number of the transfer performed using the transfer regions T1 to T4 of the template TM are evened out, and thus the number of the transfer performed using the transfer regions T2 and T4 decreases. Hence it becomes possible to prevent breakage and defects from readily occurring at the transfer regions T2 and T4 of the template TM, and the life of the template TM can, therefore, be lengthened.
However, in the case where pattern transfer to the shot region SA has been performed using the transfer regions T1 and T3 of the template TM as described above, the transfer regions T2 and T4 of the template TM overlap into the shot region SB; therefore, in the case where pattern transfer to the shot region SB has already been performed, the shot region SB as a transfer-performed region collides with the transfer regions T2 and T4 of the template TM, and thus an imprinting pattern formed at the transfer-performed shot region SB is damaged.
Hence the order of pattern transfer to the shot region SA is set so that the transfer to the shot region SA is performed before the transfer to the shot region SB is performed.
FIGS. 3A and 3B are cross-sectional views illustrating an imprinting method employed at the shot region SA of FIG. 2A.
As illustrated in FIG. 3A, the shot region SB adjoins the shot region SA. To begin with, an imprinting material 12A′ is delivered through the nozzle 4 onto the shot region SA of the wafer W by using a method such as an inkjet method. Incidentally, as the imprinting material 12A′, an ultraviolet cure resist, for example, can be used.
Next, as illustrated in FIG. 3B, the template TM is pressed on the imprinting material 12A′ to form an imprinting pattern 12A on the wafer W. Incidentally, the template TM can be made of quartz, for example. In this embodiment, in the template TM are formed concave portions K corresponding to the imprinting pattern 12A; that is, by pressing the template TM on the imprinting material 12A′, the imprinting material 12A′ is sucked up into the concave portions K by a capillary phenomenon, whereby the imprinting pattern 12A corresponding to the shape of the concave portions K is formed.
Thereafter, by irradiating the imprinting pattern 12A with ultraviolet light through the template TM with the template TM pressed on the imprinting pattern 12A, the imprinting pattern 12A cures.
In the example of FIG. 3B, an ultraviolet cure resist may be used as the imprinting material 12A′ to cure the imprinting pattern 12A, but a thermosetting resist may be used.
When forming the imprinting pattern 12A at the shot region SA, the transfer regions T1 and T3 of the template TM can be pressed on the imprinting material 12A′. And further, before forming an imprinting pattern 12B (see FIG. 5B) at the shot region SB, the imprinting pattern 12A can be formed at the shot region SA. Therefore, in the case where the transfer regions T2 and T4 of the template TM also overlap into the shot region SB when forming the imprinting pattern 12A at the shot region SA, it is possible to prevent the imprinting pattern 12B at the shot region SB from being damaged.
FIGS. 4A and 4B are cross-sectional views illustrating an imprinting method employed at the shot region SC of FIG. 2A.
As illustrated in FIG. 4A, the shot region SD adjoins the shot region SC. To begin with, an imprinting material 12C′ is delivered through the nozzle 4 onto the shot region SC of the wafer W by using a method such as an inkjet method.
Next, as illustrated in FIG. 4B, by pressing the template TM on the imprinting material 12C′, an imprinting pattern 12C is formed on the wafer W.
Thereafter, by irradiating the imprinting pattern 12C with ultraviolet light through the template TM with the template TM pressed on the imprinting pattern 12C, the imprinting pattern 12C cures.
When forming the imprinting pattern 12C at the shot region SC, the transfer regions T2 and T4 of the template TM can be pressed on the imprinting material 12C′. Therefore, at the shot region SA, the transfer regions T1 and T3 of the template TM can be used; at the shot region SC, the transfer regions T2 and T4 of the template TM can be used. Thus, in the case where imperfect shots result at the shot regions SA and SC too, the number of the transfer performed using the shot regions T1 to T4 of the template TM can be evened out, whereby the life of the template TM can be lengthened.
FIGS. 5A and 5B are cross-sectional views illustrating an imprinting method employed at the shot region SB of FIG. 2A.
As illustrated in FIG. 5A, an imprinting material 12B′ is delivered through the nozzle 4 onto the shot region SB by using a method such as an inkjet method.
Next, as illustrated in FIG. 5B, the template TM is pressed on the imprinting material 12B′ to form an imprinting pattern 12B on the wafer W.
Thereafter, by irradiating the imprinting pattern 12B with ultraviolet light through the template TM with the template TM pressed on the imprinting pattern 12B, the imprinting pattern 12B cures.
In this case, by forming the imprinting pattern 12B at the shot region SB after the formation of the imprinting pattern 12A at the shot region SA, it is possible to prevent the imprinting pattern 12B at the shot region SB from being damaged.
After the formation of the imprinting patterns at all the shot regions SH of the wafer W, the wafer W is processed via the imprinting patterns, whereby semiconductor devices can be made on the wafer W. Incidentally, as a method for processing the wafer W, etching processing may be performed, or ion implantation processing may be performed.
Although the case where the template TM is provided with the four transfer regions T1 to T4 has been taken as an example in this embodiment, the template TM can be provided with N transfer regions. And further, although the case where the transfer regions T1 to T4 correspond respectively to the chip regions C1 to C4 of the wafer W has been taken as an example in FIGS. 2A and 2B, the transfer regions T1 to T4 may correspond to circuit blocks and so on. Furthermore, although the case where the wafer W is used as an underlying layer for the imprinting pattern formation has been described as an example in the first embodiment, a conductive layer or an insulating layer may be formed on the wafer W as the underlying layer for the imprinting pattern formation.
Second Embodiment
In the first embodiment has been described the method in which pattern transfer to the shot region SA is performed using the transfer regions T1 and T3 of the template TM, and pattern transfer to the shot region SC is performed using the transfer regions T2 and T4 of the template TM; however even in this method, the number of the transfer performed using the transfer regions T1 and T3 of the template TM comes to 60 times, and the number of the transfer performed using the transfer regions T2 and T4 of the template TM comes to 61 times, that is, there is a difference in the number of the transfer between the transfer regions T1 and T3 and the transfer regions T2 and T4.
On the other hand, at a first wafer W used in a second embodiment, pattern transfer to the shot region SA is performed using the transfer regions T1 and T3 of the template TM, and pattern transfer to the shot region SC is performed using the transfer regions T2 and T4 of the template TM. Then, at a second wafer W, pattern transfer to the shot regions SA and SC can be performed using the transfer regions T1 and T3 of the template TM.
In that case, at the first wafer W, the number of the transfer performed using the transfer regions T1 and T3 of the template TM comes to 60 times, and the number of the transfer performed using the transfer regions T2 and T4 of the template TM comes to 61 times. At the second wafer W, the number of the transfer performed using the transfer regions T1 and T3 of the template TM comes to 61 times, and the number of the transfer performed using the transfer regions T2 and T4 of the template TM comes to 60 times. Therefore, at the two wafers W, the total number of the transfer performed using the transfer regions T1 to T4 of the template TM comes to 121 times, and thus a correspondence is seen between the number of the transfer performed using the transfer regions T1 and T3 and the number of the transfer performed using the transfer regions T2 and T4. That is, by selecting the transfer regions T1 to T4 such that the number of pattern transfer performed using the transfer regions T1 to T4 is evened out with respect to the M wafers W (M is a positive integer), the correspondence between the number of the transfer performed using the transfer regions T1 to T4 can be implemented.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims (51)

What is claimed is:
1. A pattern transfer apparatus comprising a transfer region selecting part that performs an operation in which when performing pattern transfer from a template provided with N transfer regions (N is an integer of 2 or larger) to a transferring substrate a plurality of times, 1 to N−1 transfer regions, which are to be used to perform the pattern transfer to regions of the transferring substrate corresponding to part of the N transfer regions, are selected such that the a number of the transfer pattern transfers to be performed using each of the N transfer regions is evened out.
2. The pattern transfer apparatus according to claim 1, further comprising a transfer order setting part which sets an order of the pattern transfer to the transferring substrate such that the transfer regions that have not been selected when selecting the 1 to N−1 transfer regions do not collide with each of transfer-performed regions of the transferring substrate.
3. The pattern transfer apparatus according to claim 1, wherein the transfer region selecting part selects the transfer regions such that the a number of the transfer pattern transfers to M transferring substrates (M is a positive integer) to be performed using each of the N transfer regions is evened out.
4. The pattern transfer apparatus according to claim 1, wherein each of the transfer regions corresponds to a chip region of a wafer used as the transferring substrate.
5. The pattern transfer apparatus according to claim 4, wherein a pattern forming region of the wafer is provided with a shot region corresponding to the N transfer regions, there is a region where imperfect shot will result at a perimeter of the pattern forming region, and only part of the N transfer regions of the template is used when performing pattern transfer to the region where the imperfect shot will result.
6. The pattern transfer apparatus according to claim 5, further comprising a transfer order setting part that sets an order of pattern transfer to the shot region of the pattern forming region and to the region where the imperfect shot will result of the wafer such that an unused transfer region of the N transfer regions does not collide with an adjacent pattern-transferred shot region when performing pattern transfer to the region where the imperfect shot will result.
7. A pattern transfer apparatus comprising:
a stage that holds a wafer used as a transferring substrate;
driving parts that move the stage back and forth, and right and left;
a nozzle that delivers an imprinting material onto the wafer;
an ultraviolet irradiating unit that irradiates the imprinting material on the wafer with ultraviolet light via a template provided with N transfer regions (N is an integer of 2 or larger); and
a driving control unit that controls the driving parts so as to even out the a number of pattern transfer transfers to be performed using each of the N transfer regions.
8. The pattern transfer apparatus according to claim 7, wherein the driving control unit comprises a transfer region selecting part that performs operation in which when performing pattern transfer from the template provided with the N transfer regions to the transferring substrate a plurality of times such that the a number of the transfer pattern transfers to be performed using each of the N transfer regions is evened out, 1 to N−1 transfer regions, which are to be used to perform the pattern transfers to regions of the transferring substrate corresponding to part of the N transfer regions, are selected.
9. The pattern transfer apparatus according to claim 8, wherein the driving control unit further comprises a transfer order setting part that sets an order of pattern transfer to the transferring substrate such that the transfer regions, which have not been selected when selecting the 1 to N−1 transfer regions, do not collide with each of transfer-performed regions of the transferring substrate.
10. The pattern transfer apparatus according to claim 8, wherein the transfer region selecting part selects the transfer regions such that the number of the transfer to M transferring substrates (M is a positive integer) to be performed using each of the N transfer regions is evened out.
11. The pattern transfer apparatus according to claim 7, wherein the each of transfer regions corresponds to a chip region of the wafer used as the transferring substrate.
12. The pattern transfer apparatus according to claim 11, wherein a pattern forming region of the wafer is provided with a shot region corresponding to the N transfer regions, there is a region where imperfect shot will result at a perimeter of the pattern forming region, and only part of the N transfer regions of the template is used when performing pattern transfer to the region where the imperfect shot will result.
13. The pattern transfer apparatus according to claim 12, wherein the driving control unit comprises a transfer order setting part that sets an order of pattern transfer to the shot region of the pattern forming region and to the region where the imperfect shot will result of the wafer such that when performing pattern transfer to the region where the imperfect shot will result, an unused transfer region of the N transfer regions does not collide with an adjacent pattern-transferred shot region.
14. A method for fabricating a semiconductor device comprising:
forming imprinting patterns by repeating process wherein when performing pattern transfer to regions of a transferring substrate corresponding to part of N transfer regions (N is an integer of 2 or larger) provided at a template, 1 to N−1 transfer regions are selected such that the a number of the transfer pattern transfers to be performed using each of the N transfer regions is evened out, and the pattern transfer is performed by applying an imprinting material onto an underlying layer of the transferring substrate and pressing the template on the imprinting material; and
processing the underlying layer via the imprinting patterns formed on the underlying layer.
15. The method for fabricating a semiconductor device according to claim 14, wherein concave portions corresponding to the imprinting patterns are formed in the template, and the imprinting patterns are irradiated with ultraviolet light through the template with the template pressed on the imprinting material to cure the imprinting patterns.
16. The method for fabricating a semiconductor device according to claim 14, wherein an order of the pattern transfer to the transferring substrate is set such that the transfer regions, which have not been selected when selecting the 1 to N−1 transfer regions, do not collide with each of transfer-performed regions of the transferring substrate.
17. The method for fabricating a semiconductor device according to claim 14, wherein the transfer regions are selected such that the a number of the transfer pattern transfers to the M transferring substrates (M is a positive integer) performed using each of the N transfer regions is evened out.
18. The method for fabricating a semiconductor device according to claim 14, wherein each of the transfer regions corresponds to a chip region of a wafer used as the transferring substrate.
19. The method for fabricating a semiconductor device according to claim 18, wherein a pattern forming region of the wafer is provided with a shot region corresponding to the N transfer regions.
20. The method for fabricating a semiconductor device according to claim 19, wherein there is a region where imperfect shot will result at a perimeter of the pattern forming region, and only part of the N transfer regions of the template is used when performing pattern transfer to the region where the imperfect shot will result.
21. A method for fabricating a semiconductor device comprising:
forming, sequentially using a template, a plurality of patterns on one or more substrates, the template including a first template region with a first template pattern and a second template region with a second template pattern, the plurality of patterns including a first chip pattern and a second chip pattern respectively corresponding to the first template pattern and the second template pattern; and
processing the one or more substrates based on the plurality of patterns formed on the one or more substrates;
wherein the first chip pattern is formed on the one or more substrates a first number of times;
wherein the second chip pattern is formed on the one or more substrates a second number of times; and
wherein the first number and the second number are equal.
22. The method of claim 21, wherein each of the first template region and the second template region corresponds to a chip region to be formed on the one or more substrates.
23. The method of claim 21, wherein the forming of a plurality of patterns on one or more substrates comprises:
forming the first chip pattern on a first chip region of one substrate of the one or more substrates; and
after forming the first chip pattern on the first chip region, forming the first chip pattern and the second chip pattern on a second chip region of the one substrate.
24. The method of claim 23, wherein the forming the first chip pattern on a first chip region of one substrate of the one or more substrates comprises:
depositing, by a nozzle, an imprinting material on the first chip region; and
moving, by a driver, the template to cause the first template region to press on the imprint material deposited on the first chip region.
25. The method of claim 24, wherein when the first template region is pressed on the imprint material on the first chip region, the second template region overlaps with at least a part of a non-pattern forming region of the one substrate.
26. The method of claim 24, wherein when the first template region is pressed on the imprint material on the first chip region, the second chip pattern region overlaps with at least a part of a chip pattern forming region of the one substrate.
27. The method of claim 24, wherein when the first template region is pressed on the imprint material on the first chip region, the second chip pattern region overlaps with at least a part of the second chip region.
28. The method of claim 21, wherein the forming of the first chip pattern and the second chip pattern on a second chip region of the one substrate comprises:
controlling a nozzle to deposit an imprinting material on the second chip region; and
controlling one or more drivers to move at least one of the template and the one substrate to cause the first template region and the second template region to press on the imprint material deposited on the second chip region.
29. The method of claim 21, wherein the first chip pattern and the second chip pattern are identical.
30. The method of claim 21, wherein the processing of the one or more substrates based on the plurality of patterns formed on the one or more substrates comprises:
irradiating, by an irradiation unit through the template, the plurality of patterns on the one or more substrates with ultraviolet light.
31. The method of claim 21, wherein the plurality of patterns are formed on two substrates; and wherein the first number and the second number are equal.
32. The method of claim 31, wherein the forming of the plurality of patterns comprises:
forming a first chip pattern on a first chip region of a first substrate of the two substrates;
forming a second chip pattern on a second chip region of the first substrate;
forming the first chip pattern on a third chip region and on a fourth chip region of a second substrate of the two substrates;
wherein the first chip region corresponds to the third chip region, and wherein the second chip region corresponds to the fourth chip region.
33. The method of claim 31,
wherein the first chip pattern is formed on the first substrate a third number of times;
wherein the first chip pattern is formed on the second substrate a fourth number of times;
wherein the second chip pattern is formed on the second substrate a fifth number of times; and
wherein the second chip pattern is formed on the second substrate a sixth number of times.
34. The method of claim 33, wherein the third number and the fourth number are different; wherein the fifth number and the sixth number are different.
35. The method of claim 33, wherein the third number and the fourth number are equal; wherein the fifth number and the sixth number are equal.
36. A pattern transfer apparatus comprising:
a driving control unit configured to use a template to, sequentially, form a plurality of patterns on one or more substrates, the template including a first template region with a first template pattern and a second template region with a second template pattern, the plurality of patterns including a first chip pattern and a second chip pattern respectively corresponding to the first template pattern and the second template pattern; and
an irradiating unit configured to process the one or more substrates based on the plurality of patterns formed on the one or more substrates;
wherein the first chip pattern is formed on the one or more substrates for a first number of times;
wherein the second chip pattern is formed on the one or more substrates for a second number of times; and
wherein the first number and the second number are equal.
37. The pattern transfer apparatus of claim 36, wherein each of the first template region and the second template region corresponds to a chip region to be formed on the one or more substrates.
38. The pattern transfer apparatus of claim 36, wherein the forming of a plurality of patterns on one or more substrates comprises the driving control unit being configured to cause the template to:
form the first chip pattern on a first chip region of one substrate of the one or more substrates; and
after forming the first chip pattern, form the first chip pattern and the second chip pattern on a second chip region of the one substrate.
39. The pattern transfer apparatus of claim 38, wherein the forming of a first chip pattern on a first chip region of one substrate of the one or more substrates comprises the driving control unit being configured to:
control a nozzle to deposit an imprint material on the first chip region; and
control one or more drivers to move at least one of the template and the one substrate to cause the first template region to press on the imprint material on the first chip region.
40. The pattern transfer apparatus of claim 39, wherein when the first template region is pressed on the imprint material on the first chip region, the second template region overlaps with at least a part of a non-pattern forming region of the one substrate.
41. The pattern transfer apparatus of claim 39, wherein when the first template region is pressed on the imprint material on the first chip region, the second chip pattern region overlaps with at least a part of a pattern forming region of the one substrate.
42. The pattern transfer apparatus of claim 39, wherein when the first template region is pressed on the imprint material on the first chip region, the second chip pattern region overlaps with at least a part of the second chip region.
43. The pattern transfer apparatus of claim 36, wherein the forming of the first chip pattern and the second chip pattern on a second chip region of the one substrate comprises the driving control unit being configured to:
control a nozzle to deposit an imprint material on the second chip region; and
control one or more drivers to move at least one of the template and the one substrate to cause the first template region and the second template region to press on the imprint material deposited on the second chip region.
44. The pattern transfer apparatus of claim 36, wherein the first chip pattern and the second chip pattern are identical.
45. The pattern transfer apparatus of claim 36, wherein the processing the one or more substrates based on the plurality of patterns formed on the one or more substrates comprises the ultraviolet irradiation unit being configured to:
irradiate, through the template, the plurality of patterns formed on the one or more substrates with ultraviolet light.
46. The pattern transfer apparatus of claim 36, wherein the plurality of patterns are formed on two substrates of the one or more substrates; and wherein the first number and the second number are equal.
47. The pattern transfer apparatus of claim 46, wherein the forming of the plurality of patterns comprises the driving control unit being configured to cause the template to:
form a first chip pattern on a first chip region of a first substrate of the two substrates;
form a second chip pattern on a second chip region of the first substrate;
form the first chip pattern on a third region and on a fourth region of a second substrate of the two substrates;
wherein the first chip region corresponds to the third chip region, and wherein the second chip region corresponds to the fourth chip region.
48. The pattern transfer apparatus of claim 46,
wherein the first chip pattern is formed on the first substrate a third number of times;
wherein the first chip pattern is formed on the second substrate a fourth number of times;
wherein the second chip pattern is formed on the second substrate a fifth number of times; and
wherein the second chip pattern is formed on the second substrate a sixth number of times.
49. The pattern transfer apparatus of claim 48, wherein the third number and the fourth number are different; and wherein the fifth number and the sixth number are different.
50. The pattern transfer apparatus of claim 48, wherein the third number and the fourth number are equal; and wherein the fifth number and the sixth number are equal.
51. The pattern transfer apparatus of claim 36, further comprising a stage adapted to hold a wafer that includes one substrate of the one or more substrates; wherein the driver control unit is configured to control one or more drivers to move at least one of the stage and the template to sequentially form the plurality of patterns on the one substrate.
US15/143,264 2011-08-31 2016-04-29 Pattern transfer apparatus and method for fabricating semiconductor device Active 2032-11-17 USRE47456E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/143,264 USRE47456E1 (en) 2011-08-31 2016-04-29 Pattern transfer apparatus and method for fabricating semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2011189465A JP5458068B2 (en) 2011-08-31 2011-08-31 Pattern transfer apparatus and semiconductor device manufacturing method
JP2011-189465 2011-08-31
US13/422,942 US8709955B2 (en) 2011-08-31 2012-03-16 Pattern transfer apparatus and method for fabricating semiconductor device
US15/143,264 USRE47456E1 (en) 2011-08-31 2016-04-29 Pattern transfer apparatus and method for fabricating semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/422,942 Reissue US8709955B2 (en) 2011-08-31 2012-03-16 Pattern transfer apparatus and method for fabricating semiconductor device

Publications (1)

Publication Number Publication Date
USRE47456E1 true USRE47456E1 (en) 2019-06-25

Family

ID=47744327

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/422,942 Ceased US8709955B2 (en) 2011-08-31 2012-03-16 Pattern transfer apparatus and method for fabricating semiconductor device
US15/143,264 Active 2032-11-17 USRE47456E1 (en) 2011-08-31 2016-04-29 Pattern transfer apparatus and method for fabricating semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/422,942 Ceased US8709955B2 (en) 2011-08-31 2012-03-16 Pattern transfer apparatus and method for fabricating semiconductor device

Country Status (2)

Country Link
US (2) US8709955B2 (en)
JP (1) JP5458068B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11327397B2 (en) 2017-03-08 2022-05-10 Canon Kabushiki Kaisha Pattern forming method, coating material for imprint pretreatment and substrate pretreatment method
US11561468B2 (en) 2017-08-10 2023-01-24 Canon Kabushiki Kaisha Pattern forming method
US11597137B2 (en) * 2016-04-08 2023-03-07 Canon Kabushiki Kaisha Method of forming pattern of cured product as well as production methods for processed substrate, optical component, circuit board, electronic component, imprint mold and imprint pretreatment coating material

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5535164B2 (en) * 2011-09-22 2014-07-02 株式会社東芝 Imprint method and imprint apparatus
JP6115300B2 (en) * 2012-08-23 2017-04-19 凸版印刷株式会社 Imprint mold, imprint method, pattern forming body
JP5833045B2 (en) * 2013-03-04 2015-12-16 株式会社東芝 Pattern forming method and pattern forming apparatus
US9240321B2 (en) * 2013-08-05 2016-01-19 Kabushiki Kaisha Toshiba Mask having separated line patterns connected by a connecting pattern
DE102016110523B4 (en) * 2016-06-08 2023-04-06 Infineon Technologies Ag Processing a power semiconductor device
JP6993799B2 (en) * 2017-06-27 2022-01-14 キヤノン株式会社 Imprinting equipment and article manufacturing method
JP7625437B2 (en) * 2021-02-18 2025-02-03 キヤノン株式会社 Imprint method, imprint apparatus, imprint system, mold, and article manufacturing method

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0851052A (en) 1994-08-08 1996-02-20 Fujitsu Ltd Electron beam exposure method
JP2005286061A (en) 2004-03-29 2005-10-13 Canon Inc Processing equipment
US20060192928A1 (en) * 2005-02-28 2006-08-31 Kazuyuki Kasumi Pattern transferring apparatus and pattern transferring method
US20080018875A1 (en) 2006-07-18 2008-01-24 Asml Netherlands B.V. Imprint lithography
US20090047606A1 (en) 2007-08-14 2009-02-19 Asml Netherlands B.V. Lithography meandering order
JP2010041050A (en) 2008-08-05 2010-02-18 Asml Holding Nv Full wafer width scanning using step and scan system
US20100078840A1 (en) * 2008-09-25 2010-04-01 Canon Kabushiki Kaisha Imprint apparatus and method of manufacturing article
JP2010145785A (en) 2008-12-19 2010-07-01 Dainippon Printing Co Ltd Pattern forming method and method for manufacturing mold for imprinting
US20100233377A1 (en) * 2009-03-11 2010-09-16 Canon Kabushiki Kaisha Imprint apparatus and method
US7802978B2 (en) 2006-04-03 2010-09-28 Molecular Imprints, Inc. Imprinting of partial fields at the edge of the wafer
US20100244326A1 (en) * 2009-03-25 2010-09-30 Hiroshi Tokue Imprint pattern forming method
US7878791B2 (en) * 2005-11-04 2011-02-01 Asml Netherlands B.V. Imprint lithography
US20110189329A1 (en) 2010-01-29 2011-08-04 Molecular Imprints, Inc. Ultra-Compliant Nanoimprint Lithography Template
US20140072202A1 (en) * 2012-09-11 2014-03-13 Nuflare Technology, Inc. Pattern evaluation method and apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004356386A (en) * 2003-05-29 2004-12-16 Trecenti Technologies Inc Semiconductor device and its manufacturing method
JP2005268675A (en) * 2004-03-22 2005-09-29 Canon Inc Fine pattern forming apparatus and semiconductor device manufacturing method
JP5326806B2 (en) * 2009-05-21 2013-10-30 住友電気工業株式会社 Method for fabricating a semiconductor optical device

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0851052A (en) 1994-08-08 1996-02-20 Fujitsu Ltd Electron beam exposure method
JP2005286061A (en) 2004-03-29 2005-10-13 Canon Inc Processing equipment
US20050230346A1 (en) 2004-03-29 2005-10-20 Kazuyuki Kasumi Processing apparatus
US20080254626A1 (en) * 2004-03-29 2008-10-16 Canon Kabushiki Kaisha Processing apparatus
US20060192928A1 (en) * 2005-02-28 2006-08-31 Kazuyuki Kasumi Pattern transferring apparatus and pattern transferring method
US7878791B2 (en) * 2005-11-04 2011-02-01 Asml Netherlands B.V. Imprint lithography
US7802978B2 (en) 2006-04-03 2010-09-28 Molecular Imprints, Inc. Imprinting of partial fields at the edge of the wafer
US20080018875A1 (en) 2006-07-18 2008-01-24 Asml Netherlands B.V. Imprint lithography
US20090047606A1 (en) 2007-08-14 2009-02-19 Asml Netherlands B.V. Lithography meandering order
JP2010041050A (en) 2008-08-05 2010-02-18 Asml Holding Nv Full wafer width scanning using step and scan system
US20100078840A1 (en) * 2008-09-25 2010-04-01 Canon Kabushiki Kaisha Imprint apparatus and method of manufacturing article
JP2010145785A (en) 2008-12-19 2010-07-01 Dainippon Printing Co Ltd Pattern forming method and method for manufacturing mold for imprinting
US20100233377A1 (en) * 2009-03-11 2010-09-16 Canon Kabushiki Kaisha Imprint apparatus and method
US20100244326A1 (en) * 2009-03-25 2010-09-30 Hiroshi Tokue Imprint pattern forming method
US20110189329A1 (en) 2010-01-29 2011-08-04 Molecular Imprints, Inc. Ultra-Compliant Nanoimprint Lithography Template
US20140072202A1 (en) * 2012-09-11 2014-03-13 Nuflare Technology, Inc. Pattern evaluation method and apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11597137B2 (en) * 2016-04-08 2023-03-07 Canon Kabushiki Kaisha Method of forming pattern of cured product as well as production methods for processed substrate, optical component, circuit board, electronic component, imprint mold and imprint pretreatment coating material
US11327397B2 (en) 2017-03-08 2022-05-10 Canon Kabushiki Kaisha Pattern forming method, coating material for imprint pretreatment and substrate pretreatment method
US11561468B2 (en) 2017-08-10 2023-01-24 Canon Kabushiki Kaisha Pattern forming method

Also Published As

Publication number Publication date
JP2013051359A (en) 2013-03-14
JP5458068B2 (en) 2014-04-02
US8709955B2 (en) 2014-04-29
US20130052835A1 (en) 2013-02-28

Similar Documents

Publication Publication Date Title
USRE47456E1 (en) Pattern transfer apparatus and method for fabricating semiconductor device
JP5214683B2 (en) Imprint recipe creating apparatus and method, and imprint apparatus and method
US8946093B2 (en) Imprint method, imprint apparatus, and method of manufacturing semiconductor device
JP6200135B2 (en) Imprint apparatus, imprint method, and article manufacturing method
KR101647880B1 (en) Imprint method, imprint apparatus, and method of manufacturing article
KR102663458B1 (en) Forming apparatus, forming method and method of manufacturing articles
US20150221501A1 (en) Imprint method, template, and imprint apparatus
US20170217054A1 (en) Imprint apparatus, control method, and method for manufacturing article
JP2017162875A (en) Imprint method, imprint apparatus, program, and article manufacturing method
US10488754B2 (en) Imprint apparatus and manufacturing method of semiconductor device
KR20150140571A (en) Lithography apparatus and article manufacturing method
US11520229B2 (en) Imprint apparatus and method of manufacturing article
JP2021176200A (en) Imprint equipment and article manufacturing method
KR102272069B1 (en) Imprint apparatus, imprint method, and article manufacturing method
KR20180051596A (en) Imprint apparatus and article manufacturing method
JP2015079954A (en) Lithographic system and article manufacturing method
KR20190107572A (en) Molding apparatus for molding composition on substrate using mold, molding method, and method for manufacturing article
TWI528879B (en) Substrate manufacturing method
JP6816283B2 (en) Wiring forming method and wiring forming device
JP7446799B2 (en) Imprint method
JP7508285B2 (en) Pattern forming method, imprint apparatus, and article manufacturing method
JP7676281B2 (en) IMPRINT APPARATUS, IMPRINT METHOD, AND PRODUCTION METHOD OF ARTICLE
JP2013161866A (en) Imprint method and template
JP2023079738A (en) IMPRINT APPARATUS, IMPRINT METHOD, AND ARTICLE MANUFACTURING METHOD
JP2025001726A (en) Imprint apparatus, imprint method, and method of manufacturing semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043021/0746

Effective date: 20170630

AS Assignment

Owner name: K.K. PANGEA, JAPAN

Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055659/0471

Effective date: 20180801

Owner name: KIOXIA CORPORATION, JAPAN

Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055669/0001

Effective date: 20191001

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:K.K. PANGEA;REEL/FRAME:055669/0401

Effective date: 20180801

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12