USRE45773E1 - Varying operation of a voltage regulator, and components thereof, based upon load conditions - Google Patents

Varying operation of a voltage regulator, and components thereof, based upon load conditions Download PDF

Info

Publication number
USRE45773E1
USRE45773E1 US14/170,025 US201414170025A USRE45773E US RE45773 E1 USRE45773 E1 US RE45773E1 US 201414170025 A US201414170025 A US 201414170025A US RE45773 E USRE45773 E US RE45773E
Authority
US
United States
Prior art keywords
signal
phase
voltage regulator
coupled
inductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/170,025
Inventor
Michael J. Houston
Christopher S. Saunders
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intersil Americas LLC
Original Assignee
Intersil Americas LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intersil Americas LLC filed Critical Intersil Americas LLC
Priority to US14/170,025 priority Critical patent/USRE45773E1/en
Assigned to INTERSIL CORPORATION reassignment INTERSIL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOUSTON, MICHAEL J., SAUNDERS, CHRISTOPHER S.
Assigned to INTERSIL AMERICAS INC. reassignment INTERSIL AMERICAS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERSIL CORPORATION
Application granted granted Critical
Publication of USRE45773E1 publication Critical patent/USRE45773E1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1584Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0003Details of control, feedback or regulation circuits
    • H02M1/0032Control circuits allowing low power mode operation, e.g. in standby mode
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1588Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load comprising at least one synchronous rectifier element
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

  • FIG. 1A illustrates a schematic of an embodiment of a voltage regulator whose operation varies based upon load conditions.
  • FIG. 1B illustrates a schematic of an alternate embodiment of a voltage regulator controller whose operation varies based upon load conditions.
  • FIGS. 2A-H illustrates exemplary signal waveforms generated by the embodiment of the voltage regulator illustrated in FIG. 1A .
  • FIG. 3 illustrates a system that may incorporate an embodiment of the voltage regulator whose operation varies based upon load conditions.
  • VRs Some voltage regulators (‘VRs’) convert a first DC voltage to a higher or lower second DC voltage. Such VRs may enhance conversion efficiency to reduce or eliminate wasted power.
  • VR efficiency under light-load conditions may be enhanced in different ways.
  • phase dropping is when a VR inactivates one or more phase(s) (i.e., make some phase(s) inactive) during light-load conditions.
  • DCM discontinuous conduction mode
  • a DCM control circuit prevents sinking current, and removing energy, from the VR's capacitance 143 ( FIG. 1 ), Cout, during light-load conditions. This also may further improve VR conversion efficiency.
  • DCM control circuitry is illustrated in U.S. Pat. No. 6,643,145 (issued Jul. 26, 2002) which is hereby incorporated by reference. Other DCM control circuitry may be used; known conventional alternatives are not illustrated here for the sake of brevity.
  • the VR is provided a signal indicating that a light-load condition exists or will exist.
  • the load e.g. a microprocessor
  • the load e.g. a microprocessor
  • the load e.g. a microprocessor
  • the PSI# is provided to the VR controller to signify a light-load condition.
  • the power-state indicator is analogous to the PSC signal described below.
  • the light-load condition may be determined by measuring the current to the load. The measured current is compared to a threshold current level. If the measured current is below the threshold current level, then an appropriate signal is generated and provided to the VR controller to indicate a light-load condition.
  • the VR may be implemented with coupled inductors, such as a two (2) phase VR with two (2) coupled inductors. Coupled-inductor VRs may also have the benefit of reducing the space occupied by such VRs in comparison to corresponding, non-coupled-inductor VRs. Coupled inductors are two or more inductors whose windings are magnetically coupled so that current flowing in one inductor affects the current flowing in one or more other inductors. For example, a pair of coupled inductors may be fabricated by winding two inductors about the same magnetic core. A magnetic core, however, is not required. The measure of coupling (or ‘mutual coupling’) between a pair of inductors is known as mutual inductance, M.
  • the drive signals for the two phases may be interleaved and approximately 180 degrees phase shifted from each other.
  • This interleaving may reduce peak-to-peak current in each inductor, may reduce the magnitude of VR peak-to-peak output ripple current, and, therefore, may reduce the magnitude of VR output voltage ripple, reduce the capacitance 143 , Cout, or some combination of the foregoing.
  • the VR controller enters DCM and the load current reduces sufficiently to force the modulator to skip PWM pulses, the output ripple voltage may become erratic and increase beyond specified peak-to-peak limits.
  • the two interleaved coupled phases create inductor currents that do not have a singular triangular waveform (in one switching cycle) as is the case for a two-phase implementation using conventional (non-coupled) inductors. Rather, the two interleaved phases generate inductor currents with a wave form that has two peaks and two valleys during one switching cycle.
  • This inductor-current waveform may complicate the implementation of the DCM control circuitry and cause inaccurate zero current detection, in DCM and Continuous Conduction Mode (‘CCM’), and reduce efficiency in DCM operation.
  • This embodiment may also reduce the magnitude of output voltage ripple under light-load conditions.
  • FIG. 1A illustrates an embodiment of a Voltage Regulator (‘VR’) 100 , which includes a VR controller 110 , two driver circuits (‘drivers’) 120 , 122 , two switches 130 , 131 and 132 , 133 , e.g., pairs of field effect transistors (‘FETs’), two inductors (L 1 and L 2 ) 141 , 142 that are coupled, output current sensors 151 , 152 , a capacitance 143 , Cout, and other conventional components that are omitted for brevity.
  • VR Voltage Regulator
  • Each switch may be implemented by one or more of other devices, e.g., bipolar transistors, diodes, or combinations of a variety of devices; known conventional alternatives are not illustrated for the sake of brevity.
  • the switches 131 and 133 are coupled to a DC supply voltage node 135 , Vin.
  • the inductors 141 , 142 and the capacitance 143 form a filter that may reduce either the magnitude of the Iload ripple in comparison to such ripple in a conventional non-coupled inductor VR or reduce the transient response at Vout in comparison to a conventional non-coupled inductor VR, or a trade off of some lesser reduction of both Iload ripple and the transient response at Vout.
  • the process for designing such a filter and making such a trade-off is not disclosed for the sake of brevity.
  • a load 160 is coupled to the output 137 of the VR 100 .
  • the load 160 may be one or more electrical devices, e.g. a processor, memory, bus, or the combination thereof.
  • the drivers 120 , 122 provide an interface between the VR controller 110 , operating at relatively low voltage and current levels, and the switches 130 , 132 operating at relatively high voltages and currents; the drivers 120 , 122 permit the VR controller 110 to turn the switches 130 , 132 on and off.
  • the drivers 120 , 122 also include circuitry to implement CCM and DCM operation based upon receiving the appropriate PWM signals 410 , 420 , as is subsequently described.
  • Exemplary drivers are Intersil Corporation's ISL6612, ISL6614, ISL6609, ISL6610, ISL6622, and ISL6620 drivers whose data sheets are herein incorporated by reference.
  • the generator and phase shift controller 114 may include one or more of the following: a signal generator, a phase shifter, and/or a switch.
  • a signal generator a phase shifter
  • a switch a switch that switches the generator and phase shift controller.
  • the implementation for the generator and phase shift controller is not illustrated for the sake of brevity.
  • the generator and phase shift controller 114 may generate analog ramp signal(s) provided to each PWM controller and are used to generate PWM signals.
  • the generator and phase shift controller 114 may generate signal(s) other than analog ramp signal(s), e.g. digitized ramp signals; for the sake of brevity alternative signal wave forms are not illustrated herein.
  • the VR controller 110 includes an error amplifier 112 , coupled to two PWM controllers 113 , 115 .
  • the VR controller 110 also includes a comparator 116 coupled to a generator and phase shift controller 114 and a summer 118 .
  • the comparator 116 generates a PSC signal.
  • the error amplifier 112 compares the voltage at the output 137 of the VR 100 to a reference voltage 145 , Vref.
  • the output of the error amplifier 112 which provides the COMP signal, is coupled to the two PWM controllers 113 , 115 .
  • the VR controller has two outputs 170 , 171 which respectively provide output signals, e.g. signals PWM 1 and PWM 2 , or just signal PWM 1 as is further discussed herein.
  • the VR controller 110 may be implemented with Intersil Corporation's ISL6334 or ISL6336 PWM controllers or incorporate circuitry like that found in such controllers.
  • the datasheets for such controllers are hereby incorporated herein by reference.
  • the output current, I 11 and I 12 , from each coupled inductor 141 , 142 is measured by respective current sensors 151 , 152 .
  • the first and second current sensors 151 , 152 measure the current respectively flowing through the first and second inductors 151 , 152 .
  • the current sensors 151 , 152 may be implemented using a conventional DCR current sensing network. DCR current sensing is accomplished by measuring the DC voltage drop across a capacitor in series with a resistor; a series capacitor and resistor network is coupled in parallel with each inductor 140 , 141 .
  • the capacitor and resistor values are selected so that the voltage across the capacitor is in phase with, and has the same amplitude profile, as the current of the inductor across which the series capacitor and resistor network is in parallel.
  • a first output current sensor 151 measures a first current flowing through inductor 141 .
  • a second output current sensor 152 measures a second current flowing through inductor L 2 142 .
  • the first and second current measurements are summed by summer 118 that provides a signal, Iout, representative of the current (Iload) flowing through the load 160 .
  • PSC phase shift control
  • the threshold current level 139 may correspond to a very light-load condition rather then just a light-load condition.
  • a very light load condition occurs when the value of Iload is less then the value of Iload at the light-load condition.
  • the other light-load efficiency enhancement techniques mentioned herein may be used at light-load current levels above the threshold current level below which embodiments of the invention provide a benefit.
  • FIG. 2 illustrates exemplary waveforms 200 of signals generated by one embodiment of the multimode Voltage Regulator (“VR”) 100 of FIG. 1A .
  • FIG. 2 illustrates the use of dual ramps (e.g. RAMP 1 A and RAMP 1 B 310 , 312 ) to generate a PWM signal (e.g. PWM 1 410 ).
  • dual ramps e.g. RAMP 1 A and RAMP 1 B 310 , 312
  • PWM signal e.g. PWM 1 410
  • This technique is also illustrated in U.S. patent application Ser. No. 11/318,081 (Filed May 17, 2006).
  • other techniques for using one or more ramps to create a PWM signal may be used; known conventional alternatives are not illustrated for the sake of brevity.
  • the PSC signal waveform 210 is in a low voltage state.
  • the generator and phase shift controller 114 generates four ramp signals, RAMP 1 A, RAMP 1 B 310 , 312 and RAMP 2 A, RAMP 2 B 320 , 322 , where ramp signals RAMP 1 A and RAMP 2 A, and RAMP 1 B and RAMP 2 B are respectively out-of-phase, having approximately one hundred and eighty (180) degree phase difference.
  • PWM controllers 113 , 115 When the voltage level of the two sets of ramp signals 310 , 312 and 320 , 322 exceeds the voltage level at the Comp node, then PWM controllers 113 , 115 generate PWM 1 and PWM 2 signals to have signal waveforms 410 , 420 that are interleaved, i.e. approximately one hundred and eighty (180) degrees out of phase.
  • the PWM signals 410 , 420 operate the Drivers 121 , 122 to turn the switches 131 , 132 on and off in an alternating fashion.
  • the currents, I 11 and I 12 , flowing through coupled inductors 140 have waveforms 151 , 152 that are also interleaved.
  • Such interleaving desirably reduces the magnitude of the ripple of Vout as compared to any phase difference other than approximately 180 degrees.
  • the PWM signals 410 , 420 are tri-level to enable DCM through drivers 120 , 122 .
  • DCM is enabled through a driver only after the load current I 1 n of the corresponding phase transitions from a positive current to zero current, and the corresponding PWM signal is at its middle level.
  • the zero level (e.g. zero volts) and high level (e.g. five volts) of the tri-level PWM signals 410 , 420 instruct the drivers 120 , 122 to operate in CCM.
  • the PWM 1 signal 410 is at zero level, the lower FET 130 is turned on.
  • the PWM signal is at a high level, the upper FET 131 is turned on.
  • FETs 132 , 133 operate in an analogous fashion based upon the level of PWM 1 signal 420 .
  • Other techniques for activating DCM and CCM may be used; known conventional alternatives are not illustrated for the sake of brevity.
  • Embodiments of the invention may also be used in coupled inductor voltage regulators that do not operate in DCM, i.e. that only operate in CCM.
  • the interleaved signals waveforms of I 11 510 and I 12 520 may be undesirable because they create a more complex inductor current waveform (i.e. the signal waveforms of I 11 +I 12 ).
  • implementation of diode emulation control circuitry and detection of zero current crossings may become more difficult.
  • the magnitude of the ripple on Vout may be undesirably increased.
  • the PSC signal waveform 210 transitions to a high state.
  • the PSC signal waveform 210 is provided to a generator and phase shift controller 114 .
  • the VR 100 Upon the PSC signal waveform 210 transitioning to a high voltage level representative of a light-load condition, the VR 100 enters a second operating mode.
  • the generator and phase shift controller 114 shifts the phase difference between the RAMP 1 A and B, and RAMP 2 A and B waveforms 310 , 320 by approximately one hundred and eighty (180) degrees. This is illustrated in FIG. 2 at Time 220 T 1 222 .
  • diode emulation control circuitry used in non-coupled inductor VRs may be used by the VR 100 during light-load operation. Also, detection of zero current crossings can more accurately be detected, in part due to reduced noise because of the more conventional current waveform. This results in enhanced VR efficiency. The magnitude of the ripple at Vout is also reduced under light-load conditions.
  • the current threshold level 139 may be modified to improve efficiency and minimize output voltage ripple.
  • the value of the current threshold level 139 , Ithreshold may be stored in memory (not shown), e.g. in the VR controller 110 .
  • FIG. 1B illustrates an alternate embodiment of a multimode voltage regulator (“VR”) controller 110 .
  • the generator and phase shift controller 114 is replaced by a generator 117 .
  • the generator 117 generates signal(s), e.g., ramp signal(s).
  • the generator 117 does not perform phase shifting. Rather, as illustrated in FIG. 1B , the phase is shifted by the use of a switch 119 coupled between the outputs of the PWM controllers 113 , 115 and the VR controller outputs 170 , 171 .
  • the alternate embodiment of the VR controller 110 includes a switch 119 , e.g. a single pole, double throw (“SPDT”) switch, coupled to the outputs of both PWM controllers 113 , 115 and both drivers 120 , 122 .
  • the SPDT switch 119 may contain buffer and control logic circuitry.
  • the output of comparator 116 is coupled to the SPDT switch 119 .
  • One or more switch(es), e.g. SPDT or other configurations of poles and throws, may be required for VRs having more than two phases.
  • the switch 119 couples the PWM 1 signal from the output of PWM controller 113 to the input of driver 120 , and couples the PWM 2 signal from the output of PWM controller 115 to the input of driver 122 .
  • the PWM signals provided to drivers 120 , 122 are dissimilar, and thus out-of-phase.
  • the PSC signal toggles the switch 119 so that the PWM 1 signal from the output of PWM controller 113 is provided to the input of both drivers 120 , 122 .
  • the output of PWM controller 115 is terminated by a termination, e.g. a resistor, an open circuit or another impedance having resistive, capacitive, and/or inductive components.
  • the PWM signals provided to drivers 120 , 122 are the same, and thus in-phase.
  • the benefit of such in-phase signals is further described herein.
  • the PWM 2 signal from the output of PWM controller 115 is provided to neither driver 120 , 122 .
  • the output of comparator 116 may also be coupled to PWM controller 115 .
  • the PSC signal would disable PWM controller 115 , e.g. turning it off, to further conserve power and reduce noise.
  • An embodiment of the present invention is applicable to VRs with N-coupled inductors, and with PWM VRs having fixed and variable frequencies.
  • the PWM frequency may be reduced.
  • PWM frequency for example, may be adjusted by varying the frequency of RAMP 1 and RAMP 2 waveforms in the generator and phase shift controller.
  • FIG. 3 illustrates an exemplary system 300 , e.g. a computer or telecommunications system.
  • An embodiment of the VR 100 of FIG. 1 may be incorporated into the system 300 .
  • the system 300 includes a power source 301 coupled to the VR 303 .
  • the power source 301 may be a conventional AC to DC power supply or battery; other power sources may be used but are excluded for the sake of brevity.
  • the load 160 may be one or more of a processor 305 , memory 309 , a bus 307 , or a combination of two or more of the foregoing.
  • the processor 305 may be a one or more of a microprocessor, microcontroller, embedded processor, digital signal processor, or a combination of two or more of the foregoing.
  • the processor 305 is coupled by a bus 307 to memory 309 .
  • the memory 309 may be one or more of a static random access memory, dynamic random access memory, read only memory, flash memory, or a combination of two or more of the foregoing.
  • the bus 307 may be one or more of an on chip (or integrated circuit) bus, e.g. an Advanced Microprocessor Bus Architecture (‘AMBA’), an off chip bus, e.g. a Peripheral Component Interface (‘PCI’) bus or PCI Express (‘PCIe’) bus, or some combination of the foregoing.
  • the processor 305 , bus 307 , and memory 309 may be incorporated into one or more integrated circuits and/or other components.
  • an embodiment may be implemented with more than two coupled inductors and phases.
  • the capacitance 143 , Cout may be implemented with one or more capacitors which, for example, can be leaded, leadless, or a combination thereof.
  • the circuits and/or logic blocks described herein may be implemented as discrete circuitry and/or integrated circuitry and/or software, and/or in alternative configurations.
  • additional components e.g. the Drivers 120 , 122 and switches 130 , 131 , 132 , 133 may be integrated with the PWM controller into a single integrated circuits.
  • a driver and a switch may be respectively be integrated into a single integrated circuit or package.
  • some components illustrated as being part of the VR controller 110 may be implemented discretely, i.e. not part of a PWM controller integrated circuit.
  • the illustrated embodiments show VRs that are buck converters.
  • Other embodiments of the invention may be implemented with other VR topologies, e.g. boost converters or buck-boost converters, a constant on time implementation, and combinations thereof.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

A method for operating a voltage regulator controller, for use in a voltage regulator including coupled inductors, is provided as follows. A first signal is generated for driving a first switch of the voltage regulator. A second signal is generated driving a first switch of the voltage regulator. The voltage regulator determines whether a light-load condition exists. Upon determining the existence of a light-load condition, adjusting the phase difference between said first and second signals so that the first and second signals are approximately in-phase.

Description

CLAIM OF PRIORITY
This application is a reissue of U.S. application Ser. No. 12/952,954, filed on Nov. 23, 2010 now U.S. Pat. No. 8,125,207 issued Feb. 28, 2012, which is a continuation of U.S. application Ser. No. 12/192,234, (the '234 application), filed Aug. 15, 2008 now U.S. Pat. No. 7,898,236 issued Mar. 1, 2011, which claims the benefit of priority of U.S. Provisional Applications, each respectively having Ser. Nos. 61/043,790 (filed Apr. 10, 2008) and 61/075,149 (filed Jun. 24, 2008)., both of which are herein incorporated by reference.
RELATED APPLICATIONS
This application is related to U.S. Applications, each respectively having Ser. No. 11/519,516 (filed Sep. 12, 2006), Ser. No. 12/136,014 (filed Jun. 9, 2008), Ser. No. 12/136,018 (filed Jun. 9, 2008), and Ser. No. 12/136,023, all of which are incorporated by reference.
BRIEF DESCRIPTION OF THE DRAWINGS
One or more embodiments and features and benefits thereof may be understood upon review of the following detailed description together with the accompanying drawings, in which:
FIG. 1A illustrates a schematic of an embodiment of a voltage regulator whose operation varies based upon load conditions.
FIG. 1B illustrates a schematic of an alternate embodiment of a voltage regulator controller whose operation varies based upon load conditions.
FIGS. 2A-H illustrates exemplary signal waveforms generated by the embodiment of the voltage regulator illustrated in FIG. 1A.
FIG. 3 illustrates a system that may incorporate an embodiment of the voltage regulator whose operation varies based upon load conditions.
DETAILED DESCRIPTION
The following description is presented to enable one of ordinary skill in the art to make and use one or more embodiments of the present invention as provided within the context of a particular application and its requirements. Various modifications to the disclosed embodiment(s) will, however, be apparent to one skilled in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described herein, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
Some voltage regulators (‘VRs’) convert a first DC voltage to a higher or lower second DC voltage. Such VRs may enhance conversion efficiency to reduce or eliminate wasted power.
It may be important to maintain high VR conversion efficiency under light-load conditions (i.e. when the load consumes relatively low power), e.g. to maintain battery life. VR efficiency under light-load conditions may be enhanced in different ways.
One technique for enhancing efficiency under light-load conditions is by ‘phase dropping,’ which is when a VR inactivates one or more phase(s) (i.e., make some phase(s) inactive) during light-load conditions.
Another technique to further enhance efficiency under light-load conditions is to implement the VR with a diode-emulation control (also referred to as synchronous rectification, or discontinuous conduction mode, or ‘DCM’, control). A DCM control circuit prevents sinking current, and removing energy, from the VR's capacitance 143 (FIG. 1), Cout, during light-load conditions. This also may further improve VR conversion efficiency. One technique for implementing DCM control circuitry is illustrated in U.S. Pat. No. 6,643,145 (issued Jul. 26, 2002) which is hereby incorporated by reference. Other DCM control circuitry may be used; known conventional alternatives are not illustrated here for the sake of brevity.
To implement a DCM control scheme in a VR, the VR is provided a signal indicating that a light-load condition exists or will exist. In one embodiment, the load, e.g. a microprocessor, generates a power-state indicator (PSI#). For example, this may occur in an implementation of Intel Corporation's VR11 specification, e.g. VR11.1. The PSI# is provided to the VR controller to signify a light-load condition. The “#” symbol appended to a signal name denotes negative logic in which PSI#=logic 1 (asserted high) for normal operation, and PSI#=logic 0 (asserted low) for light-load conditions. The power-state indicator is analogous to the PSC signal described below.
Alternatively, the light-load condition may be determined by measuring the current to the load. The measured current is compared to a threshold current level. If the measured current is below the threshold current level, then an appropriate signal is generated and provided to the VR controller to indicate a light-load condition.
To further improve light-load efficiency, the VR may be implemented with coupled inductors, such as a two (2) phase VR with two (2) coupled inductors. Coupled-inductor VRs may also have the benefit of reducing the space occupied by such VRs in comparison to corresponding, non-coupled-inductor VRs. Coupled inductors are two or more inductors whose windings are magnetically coupled so that current flowing in one inductor affects the current flowing in one or more other inductors. For example, a pair of coupled inductors may be fabricated by winding two inductors about the same magnetic core. A magnetic core, however, is not required. The measure of coupling (or ‘mutual coupling’) between a pair of inductors is known as mutual inductance, M.
When a VR having a fixed PWM switching frequency (otherwise known as ‘FSW’) operates in DCM mode in the lightest-load conditions the energy supplied to the capacitance 143, Cout, may become greater than the energy consumed by the load. In this case the controller will adjust and force the modulator to skip PWM pulses in some switching cycles.
In a two (2) phase pulse-width-modulation (‘PWM’) VR using coupled inductors and operating in a light-load condition, the drive signals for the two phases may be interleaved and approximately 180 degrees phase shifted from each other. This interleaving may reduce peak-to-peak current in each inductor, may reduce the magnitude of VR peak-to-peak output ripple current, and, therefore, may reduce the magnitude of VR output voltage ripple, reduce the capacitance 143, Cout, or some combination of the foregoing. When the VR controller enters DCM and the load current reduces sufficiently to force the modulator to skip PWM pulses, the output ripple voltage may become erratic and increase beyond specified peak-to-peak limits.
The two interleaved coupled phases create inductor currents that do not have a singular triangular waveform (in one switching cycle) as is the case for a two-phase implementation using conventional (non-coupled) inductors. Rather, the two interleaved phases generate inductor currents with a wave form that has two peaks and two valleys during one switching cycle.
This inductor-current waveform may complicate the implementation of the DCM control circuitry and cause inaccurate zero current detection, in DCM and Continuous Conduction Mode (‘CCM’), and reduce efficiency in DCM operation.
The following describes an embodiment of a technique that may solve some or all of the foregoing problems. This embodiment may also reduce the magnitude of output voltage ripple under light-load conditions.
FIG. 1A illustrates an embodiment of a Voltage Regulator (‘VR’) 100, which includes a VR controller 110, two driver circuits (‘drivers’) 120, 122, two switches 130, 131 and 132, 133, e.g., pairs of field effect transistors (‘FETs’), two inductors (L1 and L2) 141, 142 that are coupled, output current sensors 151, 152, a capacitance 143, Cout, and other conventional components that are omitted for brevity. Each switch, alternatively, may be implemented by one or more of other devices, e.g., bipolar transistors, diodes, or combinations of a variety of devices; known conventional alternatives are not illustrated for the sake of brevity. The switches 131 and 133 are coupled to a DC supply voltage node 135, Vin. The inductors 141, 142 and the capacitance 143 form a filter that may reduce either the magnitude of the Iload ripple in comparison to such ripple in a conventional non-coupled inductor VR or reduce the transient response at Vout in comparison to a conventional non-coupled inductor VR, or a trade off of some lesser reduction of both Iload ripple and the transient response at Vout. The process for designing such a filter and making such a trade-off is not disclosed for the sake of brevity.
A load 160 is coupled to the output 137 of the VR 100. The load 160 may be one or more electrical devices, e.g. a processor, memory, bus, or the combination thereof.
The drivers 120, 122 provide an interface between the VR controller 110, operating at relatively low voltage and current levels, and the switches 130, 132 operating at relatively high voltages and currents; the drivers 120, 122 permit the VR controller 110 to turn the switches 130, 132 on and off. The drivers 120, 122 also include circuitry to implement CCM and DCM operation based upon receiving the appropriate PWM signals 410, 420, as is subsequently described. Exemplary drivers are Intersil Corporation's ISL6612, ISL6614, ISL6609, ISL6610, ISL6622, and ISL6620 drivers whose data sheets are herein incorporated by reference.
The generator and phase shift controller 114 may include one or more of the following: a signal generator, a phase shifter, and/or a switch. The implementation for the generator and phase shift controller is not illustrated for the sake of brevity.
The generator and phase shift controller 114 may generate analog ramp signal(s) provided to each PWM controller and are used to generate PWM signals. The generator and phase shift controller 114 may generate signal(s) other than analog ramp signal(s), e.g. digitized ramp signals; for the sake of brevity alternative signal wave forms are not illustrated herein.
As shown in FIG. 1A, the VR controller 110 includes an error amplifier 112, coupled to two PWM controllers 113, 115. The VR controller 110 also includes a comparator 116 coupled to a generator and phase shift controller 114 and a summer 118. The comparator 116 generates a PSC signal. The error amplifier 112 compares the voltage at the output 137 of the VR 100 to a reference voltage 145, Vref. The output of the error amplifier 112, which provides the COMP signal, is coupled to the two PWM controllers 113, 115. The operation of the foregoing circuitry is described in U.S. patent application Ser. No. 11/318,081 (Filed May 17, 2006), which is hereby incorporated by reference. The VR controller has two outputs 170, 171 which respectively provide output signals, e.g. signals PWM1 and PWM2, or just signal PWM1 as is further discussed herein. The VR controller 110, for example, may be implemented with Intersil Corporation's ISL6334 or ISL6336 PWM controllers or incorporate circuitry like that found in such controllers. The datasheets for such controllers are hereby incorporated herein by reference.
The output current, I11 and I12, from each coupled inductor 141, 142 is measured by respective current sensors 151, 152. The first and second current sensors 151, 152 measure the current respectively flowing through the first and second inductors 151, 152. The current sensors 151, 152 may be implemented using a conventional DCR current sensing network. DCR current sensing is accomplished by measuring the DC voltage drop across a capacitor in series with a resistor; a series capacitor and resistor network is coupled in parallel with each inductor 140, 141. The capacitor and resistor values are selected so that the voltage across the capacitor is in phase with, and has the same amplitude profile, as the current of the inductor across which the series capacitor and resistor network is in parallel. DCR current sensing, and an alternative current sensing using Rds (On), are further described in Intersil Corporation Data Sheet FN9098.5 (May 12, 2005) which is entitled “Multi-Phase PWM Controller with Precision Rds (On) or DCR Differential Current Sensing for VR 10.X Application,” which is incorporated by reference.
A first output current sensor 151 measures a first current flowing through inductor 141. A second output current sensor 152 measures a second current flowing through inductor L2 142. The first and second current measurements are summed by summer 118 that provides a signal, Iout, representative of the current (Iload) flowing through the load 160.
Signal Iout is then compared by comparator 116 with a threshold current level 139, Ithreshold. During normal VR 100 operation, the level of signal lout is greater then the threshold current level 139 and the comparator 116 generates a phase shift control (PSC) signal waveform, e.g. with a zero volt level. Such PSC signal waveform causes the phase difference between PWM1 113 and PWM2 115 to be approximately one hundred and eighty degrees. However, in a light-load condition, the level of signal lout will be less then the threshold current level 139 and the comparator 116 generates a PSC signal waveform that causes the phase difference between PWM1 113 and PWM2 115 to change by approximately one hundred and eighty degrees. Hence, the resulting phase difference between PWM1 signal 170 and PWM2 signal 171 is approximately zero degrees.
Note, the threshold current level 139, Ithreshold, may correspond to a very light-load condition rather then just a light-load condition. A very light load condition occurs when the value of Iload is less then the value of Iload at the light-load condition. Thus, the other light-load efficiency enhancement techniques mentioned herein may be used at light-load current levels above the threshold current level below which embodiments of the invention provide a benefit.
FIG. 2 illustrates exemplary waveforms 200 of signals generated by one embodiment of the multimode Voltage Regulator (“VR”) 100 of FIG. 1A. FIG. 2 illustrates the use of dual ramps (e.g. RAMP1A and RAMP1B 310, 312) to generate a PWM signal (e.g. PWM 1 410). This technique is also illustrated in U.S. patent application Ser. No. 11/318,081 (Filed May 17, 2006). Alternatively, other techniques for using one or more ramps to create a PWM signal may be used; known conventional alternatives are not illustrated for the sake of brevity.
During normal operation (or “first operating mode”) of the VR 100, the PSC signal waveform 210 is in a low voltage state. As a result, the generator and phase shift controller 114 generates four ramp signals, RAMP1A, RAMP1B 310, 312 and RAMP2A, RAMP2B 320, 322, where ramp signals RAMP1A and RAMP2A, and RAMP1B and RAMP2B are respectively out-of-phase, having approximately one hundred and eighty (180) degree phase difference. When the voltage level of the two sets of ramp signals 310, 312 and 320, 322 exceeds the voltage level at the Comp node, then PWM controllers 113, 115 generate PWM1 and PWM2 signals to have signal waveforms 410, 420 that are interleaved, i.e. approximately one hundred and eighty (180) degrees out of phase. The PWM signals 410, 420 operate the Drivers 121, 122 to turn the switches 131, 132 on and off in an alternating fashion. As a result the currents, I11 and I12, flowing through coupled inductors 140 have waveforms 151, 152 that are also interleaved. Such interleaving desirably reduces the magnitude of the ripple of Vout as compared to any phase difference other than approximately 180 degrees.
In the illustrated embodiment of the invention, the PWM signals 410, 420 are tri-level to enable DCM through drivers 120, 122. DCM is enabled through a driver only after the load current I1n of the corresponding phase transitions from a positive current to zero current, and the corresponding PWM signal is at its middle level. The zero level (e.g. zero volts) and high level (e.g. five volts) of the tri-level PWM signals 410, 420 instruct the drivers 120, 122 to operate in CCM. When the PWM1 signal 410 is at zero level, the lower FET 130 is turned on. When the PWM signal is at a high level, the upper FET 131 is turned on. FETs 132, 133 operate in an analogous fashion based upon the level of PWM1 signal 420. Other techniques for activating DCM and CCM may be used; known conventional alternatives are not illustrated for the sake of brevity. Embodiments of the invention may also be used in coupled inductor voltage regulators that do not operate in DCM, i.e. that only operate in CCM.
Under a light-load condition, the interleaved signals waveforms of I11 510 and I12 520 may be undesirable because they create a more complex inductor current waveform (i.e. the signal waveforms of I11+I12). Hence, implementation of diode emulation control circuitry and detection of zero current crossings may become more difficult. Also, the magnitude of the ripple on Vout may be undesirably increased.
Therefore, when a light-load condition occurs, such as at time T1 222, the PSC signal waveform 210 transitions to a high state. The PSC signal waveform 210 is provided to a generator and phase shift controller 114.
Upon the PSC signal waveform 210 transitioning to a high voltage level representative of a light-load condition, the VR 100 enters a second operating mode. The generator and phase shift controller 114 shifts the phase difference between the RAMP1A and B, and RAMP2A and B waveforms 310, 320 by approximately one hundred and eighty (180) degrees. This is illustrated in FIG. 2 at Time 220 T1 222.
This causes the PWM signal waveforms to shift by approximately one hundred and eighty (180) degrees so that the PWM signal waveforms 410, 420 are in phase, i.e., have a phase difference of approximately zero degrees. This is illustrated in FIG. 2 at Time 220 T1 222. As a result the currents, I11 and I12, flowing through coupled inductors 400 have waveforms 510, 520 that are also in-phase (i.e. have approximately zero degree phase difference) at Time 220 T1 222.
Because the inductor current waveforms 510, 520 after Time 220 T1 222 are similar to those found in VRs employing non-coupled inductors, diode emulation control circuitry used in non-coupled inductor VRs may be used by the VR 100 during light-load operation. Also, detection of zero current crossings can more accurately be detected, in part due to reduced noise because of the more conventional current waveform. This results in enhanced VR efficiency. The magnitude of the ripple at Vout is also reduced under light-load conditions.
To further enhance the performance of the VR 100, the current threshold level 139, Ithreshold, may be modified to improve efficiency and minimize output voltage ripple. The value of the current threshold level 139, Ithreshold, may be stored in memory (not shown), e.g. in the VR controller 110.
FIG. 1B illustrates an alternate embodiment of a multimode voltage regulator (“VR”) controller 110. In this alternate embodiment, the generator and phase shift controller 114 is replaced by a generator 117. Like the generator and phase shift controller 114, the generator 117 generates signal(s), e.g., ramp signal(s). However, unlike a generator and phase shift controller 114, the generator 117 does not perform phase shifting. Rather, as illustrated in FIG. 1B, the phase is shifted by the use of a switch 119 coupled between the outputs of the PWM controllers 113, 115 and the VR controller outputs 170, 171.
The alternate embodiment of the VR controller 110 includes a switch 119, e.g. a single pole, double throw (“SPDT”) switch, coupled to the outputs of both PWM controllers 113, 115 and both drivers 120, 122. The SPDT switch 119 may contain buffer and control logic circuitry. The output of comparator 116 is coupled to the SPDT switch 119. One or more switch(es), e.g. SPDT or other configurations of poles and throws, may be required for VRs having more than two phases.
A change in the PSC signal, generated by comparator 116, toggles the state of switch 119. Under normal VR 100 operating conditions, the switch 119 couples the PWM1 signal from the output of PWM controller 113 to the input of driver 120, and couples the PWM2 signal from the output of PWM controller 115 to the input of driver 122. As a result, the PWM signals provided to drivers 120, 122 are dissimilar, and thus out-of-phase.
However, when the VR 100 operates under light-load conditions, the PSC signal toggles the switch 119 so that the PWM1 signal from the output of PWM controller 113 is provided to the input of both drivers 120, 122. The output of PWM controller 115 is terminated by a termination, e.g. a resistor, an open circuit or another impedance having resistive, capacitive, and/or inductive components.
As a result, the PWM signals provided to drivers 120, 122 are the same, and thus in-phase. The benefit of such in-phase signals is further described herein.
The PWM2 signal from the output of PWM controller 115 is provided to neither driver 120, 122. In another embodiment, the output of comparator 116 may also be coupled to PWM controller 115. When the VR 100 operates under light-load conditions, the PSC signal would disable PWM controller 115, e.g. turning it off, to further conserve power and reduce noise.
An embodiment of the present invention is applicable to VRs with N-coupled inductors, and with PWM VRs having fixed and variable frequencies. To maintain higher efficiency at lower loads, i.e. reduced VR power output, the PWM frequency may be reduced. PWM frequency, for example, may be adjusted by varying the frequency of RAMP1 and RAMP2 waveforms in the generator and phase shift controller.
FIG. 3 illustrates an exemplary system 300, e.g. a computer or telecommunications system. An embodiment of the VR 100 of FIG. 1 may be incorporated into the system 300. The system 300 includes a power source 301 coupled to the VR 303. The power source 301 may be a conventional AC to DC power supply or battery; other power sources may be used but are excluded for the sake of brevity. The load 160 may be one or more of a processor 305, memory 309, a bus 307, or a combination of two or more of the foregoing. The processor 305 may be a one or more of a microprocessor, microcontroller, embedded processor, digital signal processor, or a combination of two or more of the foregoing. The processor 305 is coupled by a bus 307 to memory 309. The memory 309 may be one or more of a static random access memory, dynamic random access memory, read only memory, flash memory, or a combination of two or more of the foregoing. The bus 307 may be one or more of an on chip (or integrated circuit) bus, e.g. an Advanced Microprocessor Bus Architecture (‘AMBA’), an off chip bus, e.g. a Peripheral Component Interface (‘PCI’) bus or PCI Express (‘PCIe’) bus, or some combination of the foregoing. The processor 305, bus 307, and memory 309 may be incorporated into one or more integrated circuits and/or other components.
Although one or more embodiments of the present invention have been described in considerable detail with reference to certain disclosed versions thereof, other versions and variations are possible and contemplated. For example, an embodiment may be implemented with more than two coupled inductors and phases. The capacitance 143, Cout, may be implemented with one or more capacitors which, for example, can be leaded, leadless, or a combination thereof. Also, the circuits and/or logic blocks described herein may be implemented as discrete circuitry and/or integrated circuitry and/or software, and/or in alternative configurations. For example, additional components, e.g. the Drivers 120, 122 and switches 130, 131, 132, 133 may be integrated with the PWM controller into a single integrated circuits. Alternatively, a driver and a switch may be respectively be integrated into a single integrated circuit or package. Further alternatively, some components illustrated as being part of the VR controller 110 may be implemented discretely, i.e. not part of a PWM controller integrated circuit. The illustrated embodiments show VRs that are buck converters. Other embodiments of the invention may be implemented with other VR topologies, e.g. boost converters or buck-boost converters, a constant on time implementation, and combinations thereof. Finally, those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes without departing from the spirit and scope of the invention.

Claims (32)

What is claimed is:
1. A controller for a voltage regulator, comprising:
a first controller to generate a first signal to drive a first switch of the voltage regulator;
a first inductor coupled to an output of the first switch;
a second controller to generate a second signal to drive a second switch of the voltage regulator;
a second inductor coupled to an output of the second switch, the first inductor and the second inductor inductively coupled; and
a comparator coupled to an output of the voltage regulator, an input of the first controller and an input of the second controller, wherein the comparator is operable to determine if a light-load condition exists, and if a light-load condition exists, generate a third signal to adjust a phase difference between the first signal and the second signal so that the first signal and the second signal are approximately in-phase.
2. The controller of claim 1, wherein the first switch comprises a transistor switch.
3. The controller of claim 1, further comprising a generator and phase shift controller coupled to an output of the comparator, the input of the first controller and the input of the second controller.
4. The controller of claim 1, wherein if a light-load condition does not exist, the comparator is further operable to generate a fourth signal to adjust the phase difference so that the first signal and the second signal are substantially out-of-phase.
5. The controller of claim 1, wherein the first signal comprises a Pulse Width Modulated (PWM) signal.
6. The controller of claim 1, wherein one input of the comparator is coupled to an output current of the voltage regulator, and a second input of the comparator is coupled to a threshold current source.
7. A voltage regulator, comprising:
a first controller to generate a first signal;
a second controller to generate a second signal;
a switch to receive the first signal at a first input and the second signal at a second input;
a first inductor coupled to a first output of the switch;
a second inductor coupled to a second output of the switch, the first inductor and second inductor inductively coupled; and
a comparator, a first input of the comparator coupled to receive a signal indicative of a current in the first inductor and a signal indicative of a current in the second inductor, a second input of the comparator coupled to receive a threshold current signal, and an output of the comparator coupled to a third input of the switch, wherein the comparator is operable to compare a value of the signal indicative of the current in the first inductor and the signal indicative of the current in the second inductor with a value of the threshold current signal to determine if a light-load condition exists, and if a light-load condition exists, generate a third signal to cause the switch to switch at least one of the first signal and the second signal so that a signal at the first output of the switch is approximately in-phase with a signal at the second output of the switch.
8. The voltage regulator of claim 7, wherein the light-load condition exists if the value of the signal indicative of the current in the first inductor and the signal indicative of the current in the second inductor is less than the value of the threshold current signal.
9. The voltage regulator of claim 7, wherein the switch comprises a single pole, double throw switch.
10. The voltage regulator of claim 7, further comprising:
a first current sensor coupled to the first inductor;
a second current sensor coupled to the second inductor; and
a summer, wherein a first input of the summer is coupled to the first current sensor, a second input of the summer is coupled to the second current sensor, and an output of the summer is coupled to the first input of the comparator.
11. The voltage regulator of claim 7, wherein the signals indicative of the current in the first inductor and the second inductor represent a load current for the voltage regulator.
12. A system, comprising:
a voltage regulator;
a power source coupled to an input of the voltage regulator; and
a load coupled to an output of the voltage regulator, the voltage regulator including:
a first controller to generate a first signal to drive a first switch of the voltage regulator;
a first inductor coupled to an output of the first switch;
a second controller to generate a second signal to drive a second switch of the voltage regulator;
a second inductor coupled to an output of the second switch, the first inductor and the second inductor inductively coupled; and
a comparator coupled to an output of the voltage regulator, an input of the first controller and an input of the second controller, wherein the comparator is operable to determine if a light-load condition exists, and if a light-load condition exists, generate a third signal to shift a phase of at least one of the first signal and the second signal so that a phase difference between the first signal and the second signal is approximately zero degrees.
13. The system of claim 12, wherein the load comprises at least one of a processor, a memory, and a bus.
14. The system of claim 12, wherein if a light-load condition does not exist, the comparator is further operable to generate a fourth signal to shift the phase of the at least one of the first signal and the second signal so that the phase difference between the first signal and the second signal is substantially greater than zero degrees.
15. A method for controlling a voltage regulator, comprising:
generating a first drive signal for a first phase of the voltage regulator;
generating a second drive signal for a second phase of the voltage regulator;
sensing a first current flowing through the first phase of the voltage regulator;
sensing a second current flowing through the second phase of the voltage regulator;
summing the first sensed current and the second sensed current;
comparing a value of the sum with a threshold value; and
if the sum is less than the threshold value, adjusting a phase difference between the first drive signal and the second drive signal so that the first drive signal and the second drive signal are approximately in-phase.
16. The method of claim 15, wherein if the sum is not less than the threshold value, adjusting the phase difference between the first drive signal and the second drive signal so that the first drive signal and the second drive signal are substantially out-of-phase.
17. The method of claim 15, further comprising inductively coupling a first inductor in the first phase to a second inductor in the second phase.
18. The method of claim 15, wherein the adjusting comprises generating a phase-shift control signal.
19. The method of claim 15, wherein the generating the first drive signal comprises generating a PWM signal.
20. The method of claim 15, wherein the comparing comprises comparing a value of a load current with the threshold value.
21. A system, comprising:
a voltage regulator having at least two phases and at least two inductively-coupled inductors in the at least two phases;
a power source coupled to an input of the voltage regulator; and
a load coupled to an output of the voltage regulator, the voltage regulator including:
a first controller to generate a first signal;
a second controller to generate a second signal; and
a comparator coupled to an output of the voltage regulator, wherein the comparator is operable to determine if a light-load condition exists, and if a light-load condition exists, generate a third signal so that that the voltage regulator uses at least one of the first signal and the second signal to provide in-phase signals to drive the at least two phases including the at least two inductively-coupled inductors and provide the output for the load.
22. The system of claim 21, wherein generating a third signal comprises generating a signal that adjusts the phase of at least one of the first and second signals to be approximately in-phase.
23. The system of claim 21, wherein generating a third signal comprises generating a signal that selects one of the first signal and the second signal to drive the at least two phases.
24. A method for controlling a voltage regulator having at least two phases, comprising:
generating a first drive signal for the voltage regulator;
generating a second drive signal for the voltage regulator;
sensing a first current flowing through a first inductor in a first phase of the voltage regulator;
sensing a second current flowing through a second inductor in a second phase of the voltage regulator, the first inductor and the second inductor inductively coupled;
responsive to the sensing the first current and the second current, determining whether a light-load condition exists; and
if a light load condition exists, driving the at least two phases utilizing the first drive signal and the second drive signal so that the first drive signal and the second drive signal are approximately in-phase.
25. A method for controlling a multi-phase coupled-inductor voltage converter, comprising:
generating a plurality of signals utilized for driving a plurality of phases of the multi-phase coupled-inductor voltage converter;
determining whether a light-load condition exists; and
if a light load condition exists, driving the plurality of phases so that the plurality of signals are approximately in-phase.
26. The method of claim 25, wherein if a light-load condition does not exist, driving the plurality of phases so that the plurality of signals are substantially out-of-phase.
27. The method of claim 25, wherein the determining comprises:
sensing a plurality of currents flowing in the plurality of phases;
summing the sensed plurality of currents; and
comparing a value of the sum with a threshold value.
28. The method of claim 27, wherein the generating comprises:
responsive to the comparing, generating a phase shift control signal; and
if the value of the sum is less than the threshold value, the phase shift control signal causing the driving of the plurality of phases so that the plurality of signals are approximately in-phase.
29. The method of claim 28, wherein if the value of the sum is greater than the threshold value, the phase shift control signal causing the driving of the plurality of phases so that the plurality of signals are substantially out-of-phase.
30. The method of claim 25, wherein the driving comprises driving a plurality of transistor switches.
31. The method of claim 25, wherein the multi-phase coupled-inductor voltage converter comprises a voltage regulator including N mutual-coupled inductors.
32. The method of claim 25, wherein the multi-phase coupled-inductor voltage converter includes more than two mutual-coupled inductors and more than two phases.
US14/170,025 2008-04-10 2014-01-31 Varying operation of a voltage regulator, and components thereof, based upon load conditions Active USRE45773E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/170,025 USRE45773E1 (en) 2008-04-10 2014-01-31 Varying operation of a voltage regulator, and components thereof, based upon load conditions

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US4379008P 2008-04-10 2008-04-10
US7514908P 2008-06-24 2008-06-24
US12/192,234 US7898236B2 (en) 2008-04-10 2008-08-15 Varying operation of a voltage regulator, and components thereof, based upon load conditions
US12/952,954 US8125207B2 (en) 2008-04-10 2010-11-23 Varying operation of a voltage regulator, and components thereof, based upon load conditions
US14/170,025 USRE45773E1 (en) 2008-04-10 2014-01-31 Varying operation of a voltage regulator, and components thereof, based upon load conditions

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/952,954 Reissue US8125207B2 (en) 2008-04-10 2010-11-23 Varying operation of a voltage regulator, and components thereof, based upon load conditions

Publications (1)

Publication Number Publication Date
USRE45773E1 true USRE45773E1 (en) 2015-10-20

Family

ID=41163428

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/192,234 Active 2029-06-04 US7898236B2 (en) 2008-04-10 2008-08-15 Varying operation of a voltage regulator, and components thereof, based upon load conditions
US12/952,954 Ceased US8125207B2 (en) 2008-04-10 2010-11-23 Varying operation of a voltage regulator, and components thereof, based upon load conditions
US14/170,025 Active USRE45773E1 (en) 2008-04-10 2014-01-31 Varying operation of a voltage regulator, and components thereof, based upon load conditions

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US12/192,234 Active 2029-06-04 US7898236B2 (en) 2008-04-10 2008-08-15 Varying operation of a voltage regulator, and components thereof, based upon load conditions
US12/952,954 Ceased US8125207B2 (en) 2008-04-10 2010-11-23 Varying operation of a voltage regulator, and components thereof, based upon load conditions

Country Status (1)

Country Link
US (3) US7898236B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI760966B (en) * 2019-12-13 2022-04-11 萬國半導體國際有限合夥公司 Inductor binning enhanced current sense

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7898236B2 (en) * 2008-04-10 2011-03-01 Intersil Americas Inc. Varying operation of a voltage regulator, and components thereof, based upon load conditions
US9391544B2 (en) * 2008-11-18 2016-07-12 Stmicroelectronics, Inc. Asymmetrical driver
TWI420796B (en) * 2009-02-27 2013-12-21 Asus Technology Pte Ltd Dc to dc conventor and method to reduce overshoot
JP2010233439A (en) * 2009-03-03 2010-10-14 Toshiba Corp Power supply control device, and power supply apparatus using the same
CN101872227B (en) * 2009-04-21 2013-07-03 鸿富锦精密工业(深圳)有限公司 Power supply circuit
TWI469152B (en) * 2009-12-18 2015-01-11 Hon Hai Prec Ind Co Ltd Memory power supply circuit
US8358115B2 (en) * 2010-04-14 2013-01-22 Dell Products, Lp Voltage regulator with optimal efficiency selection and a master-slave zero cross detection configuration
US8912779B2 (en) * 2010-04-19 2014-12-16 Linear Technology Corporation Switching scheme for step up-step down converters using fixed frequency current-mode control
US8680895B2 (en) * 2010-10-08 2014-03-25 Texas Instruments Incorporated Controlling power chain with same controller in either of two different applications
WO2013026477A1 (en) * 2011-08-24 2013-02-28 Abb Technology Ag Bidirectional unisolated dc-dc converter based on cascaded cells
JP5811699B2 (en) * 2011-08-31 2015-11-11 富士通株式会社 DC-DC converter
US9225243B2 (en) * 2011-12-28 2015-12-29 Osram Gmbh Converter device
US9317047B2 (en) * 2012-08-31 2016-04-19 Stmicroelectronics S.R.L. Adaptive reactivation of phases deactivated by phase-shedding in multi-phase voltage regulators
JP2014171351A (en) * 2013-03-05 2014-09-18 Toshiba Corp Power-supply circuit
US10014771B2 (en) * 2013-12-06 2018-07-03 Astec International Limited Switching shunt regulator circuits
JP2016054621A (en) * 2014-09-04 2016-04-14 株式会社東芝 Controller and converter
JP6337732B2 (en) * 2014-10-09 2018-06-06 富士通株式会社 Power circuit
US9753510B2 (en) 2015-08-26 2017-09-05 Intel Corporation Apparatus and method to reduce power losses in an integrated voltage regulator
US10270344B2 (en) * 2015-12-07 2019-04-23 Wenkang Huang Multiphase voltage converter with coupled inductors of reduced winding loss and core loss
US10027220B2 (en) * 2016-10-20 2018-07-17 Astec International Limited Interleaved power supplies and corresponding control methods
US10008918B2 (en) * 2016-10-25 2018-06-26 Dialog Semiconductor (Uk) Limited Phase-shifting optimization for asymmetric inductors in multi-phase DC-DC converters
US10824214B2 (en) * 2018-03-05 2020-11-03 Dell Products L.P. Systems and methods for maximizing multi-phase voltage regulator efficiency using operational modes in which phases operate in fully-enabled mode and light-load mode
CN108988400B (en) * 2018-07-03 2021-04-27 中国科学院广州能源研究所 Power distribution method for multi-machine parallel power electronic transformer and electronic equipment
CN109067179B (en) * 2018-09-20 2020-11-27 矽力杰半导体技术(杭州)有限公司 Integrated circuit, switching converter and control method thereof
JP7509649B2 (en) 2020-10-12 2024-07-02 日清紡マイクロデバイス株式会社 DC-DC Converter
US20240094264A1 (en) * 2022-08-10 2024-03-21 Google Llc Fast Transient Detection

Citations (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5623725A (en) 1979-08-02 1981-03-06 Tdk Corp Multistage inductor
US4509190A (en) * 1980-05-19 1985-04-02 Abner Spector Effects box system and method
US4631471A (en) 1985-03-25 1986-12-23 At&T Bell Laboratories Inductor apparatus for application of ferroresonant regulators
US5204809A (en) 1992-04-03 1993-04-20 International Business Machines Corporation H-driver DC-to-DC converter utilizing mutual inductance
US5414401A (en) 1992-02-20 1995-05-09 Martin Marietta Corporation High-frequency, low-profile inductor
US5631822A (en) 1995-08-24 1997-05-20 Interpoint Corporation Integrated planar magnetics and connector
US5764500A (en) 1991-05-28 1998-06-09 Northrop Grumman Corporation Switching power supply
US5790005A (en) 1996-06-24 1998-08-04 Optimum Power Conversion, Inc. Low profile coupled inductors and integrated magnetics
US5852557A (en) 1995-12-22 1998-12-22 Pacific Power Source A Division Of Thermo-Voltek Switching converter utilizing dual switch outputs
US5982160A (en) 1998-12-24 1999-11-09 Harris Corporation DC-to-DC converter with inductor current sensing and related methods
US6018468A (en) 1997-04-08 2000-01-25 Eos Corporation Multi-resonant DC-to-DC converter
US6272023B1 (en) 1999-05-15 2001-08-07 Technical Witts, Inc High efficiency coupled inductor soft switching power converters
US6278263B1 (en) 1999-09-01 2001-08-21 Intersil Corporation Multi-phase converter with balanced currents
US6362986B1 (en) 2001-03-22 2002-03-26 Volterra, Inc. Voltage converter with coupled inductive windings, and associated methods
US6417753B1 (en) 2000-02-17 2002-07-09 Koninklijke Philips Electronics N.V. Planar magnetic device without center core leg
US6462525B1 (en) 2000-02-14 2002-10-08 Linear Technology Corp. Polyphase PWM converter with high efficiency at light loads
US6549436B1 (en) 2002-02-21 2003-04-15 Innovative Technology Licensing Llc Integrated magnetic converter circuit and method with improved filtering
US20030197585A1 (en) 2002-04-18 2003-10-23 Innovative Technology Licensing, Llc Core structure
US20030198067A1 (en) 2002-04-18 2003-10-23 Innovative Technology Licensing, Llc Core structure and interleaved DC-DC converter topology
US20030214274A1 (en) * 2002-05-14 2003-11-20 Lethellier Patrice R. Multiple-phase power converter having current sharing and high frequency filtering
US6686727B2 (en) 2000-08-18 2004-02-03 Advanced Energy Industries, Inc. Method for power conversion using combining transformer
US6728263B2 (en) 1998-08-18 2004-04-27 Microsoft Corporation Dynamic sizing of data packets
US20040113741A1 (en) 2002-12-13 2004-06-17 Jieli Li Method for making magnetic components with N-phase coupling, and related inductor structures
US20050024179A1 (en) 2002-04-18 2005-02-03 Rockwell Scientific Licensing, Llc Extended E matrix integrated magnetics (MIM) core
US6885274B2 (en) 2003-02-14 2005-04-26 Micro-Star Int'l Co., Ltd. Inductor module including inductor windings wound on a common inductor core
US20050151614A1 (en) 2003-11-17 2005-07-14 Majid Dadafshar Inductive devices and methods
US6980077B1 (en) 2004-08-19 2005-12-27 Coldwatt, Inc. Composite magnetic core for switch-mode power converters
US20050286270A1 (en) 2004-06-24 2005-12-29 Petkov Roumen D Full wave series resonant type DC to DC power converter with integrated magnetics
US6995548B2 (en) 2003-10-29 2006-02-07 Intersil Americas Inc. Asymmetrical multiphase DC-to-DC power converter
US7002325B2 (en) 2003-10-20 2006-02-21 Intersil Americas Inc. Clocked cascading current-mode regulator with high noise immunity and arbitrary phase count
US20060038549A1 (en) 2004-08-19 2006-02-23 Rockwell Scientific Licensing, Llc Vertically packaged switched-mode power converter
US20060038650A1 (en) 2004-08-19 2006-02-23 Rockwell Scientific Licensing, Llc Vertical winding structures for planar magnetic switched-mode power converters
US7005835B2 (en) 2002-06-28 2006-02-28 Microsemi Corp. Method and apparatus for load sharing in a multiphase switching power converter
WO2006026674A2 (en) 2004-08-31 2006-03-09 Pulse Engineeering, Inc. Precision inductive devices and methods
US20060187684A1 (en) 2005-02-08 2006-08-24 Sriram Chandrasekaran Power converter employing integrated magnetics with a current multiplier rectifier and method of operating the same
US20060197510A1 (en) 2005-02-23 2006-09-07 Sriram Chandrasekaran Power converter employing a tapped inductor and integrated magnetics and method of operating the same
US7109691B2 (en) 2002-06-28 2006-09-19 Microsemi Corporation Systems for auto-interleaving synchronization in a multiphase switching power converter
US20060239046A1 (en) * 2005-02-25 2006-10-26 Zane Regan A Active current sharing multiphase DC-DC converter
US7138789B2 (en) 2004-01-21 2006-11-21 Intersil Corporation Multiphase converter with zero voltage switching
US7233132B1 (en) 2006-01-30 2007-06-19 Virginia Tech Intellectual Properties, Inc. Current sensing in multiple coupled inductors by time constant matching to leakage inductance
US7239116B2 (en) * 2004-12-21 2007-07-03 Primarion, Inc. Fine resolution pulse width modulation pulse generator for use in a multiphase pulse width modulated voltage regulator
US7242172B2 (en) 2004-03-08 2007-07-10 Intel Corporation Microprocessor die with integrated voltage regulation control circuit
US7301314B2 (en) 2002-03-22 2007-11-27 International Rectifier Corporation Multi-phase buck converter
US20070273349A1 (en) 2006-05-23 2007-11-29 Intersil Americas Inc. Auxiliary turn-on mechanism for reducing conduction loss in body-diode of low side MOSFET of coupled-inductor DC-DC converter
US7327128B2 (en) 2004-12-29 2008-02-05 Intel Corporation Switching power supply transient suppression
US7342383B1 (en) 2005-11-07 2008-03-11 National Semiconductor Corporation Apparatus and method for smooth DCM-to-CCM transition in a multi-phase DC-DC converter
US7394233B1 (en) 2004-12-02 2008-07-01 Nortel Networks Limited High efficiency modulated power supply
US7449867B2 (en) 2005-07-26 2008-11-11 International Rectifier Corporation Multi-phase buck converter with a plurality of coupled inductors
US20080303495A1 (en) 2007-06-08 2008-12-11 Intersil Americas Inc. Power supply with a magnetically uncoupled phase and an odd number of magnetically coupled phases, and control for a power supply with magnetically coupled and magnetically uncoupled phases
US7466116B2 (en) * 2004-04-12 2008-12-16 Renesas Technology America, Inc. Current sensing circuit for a multi-phase DC-DC converter
US7468899B1 (en) 2007-01-09 2008-12-23 National Semiconductor Corporation Apparatus and method for wafer level fabrication of high value inductors on semiconductor integrated circuits
US7514909B2 (en) 2005-09-30 2009-04-07 Voiterra Semiconductor Corporation Voltage regulator with communication ring scheme
US7521913B2 (en) * 2004-09-10 2009-04-21 Primarion Corporation Active transient response circuits, system and method for digital multiphase pulse width modulated regulators
US7548046B1 (en) 2005-05-18 2009-06-16 Volterra Semiconductor Corporation Method and apparatus for multi-phase DC-DC converters using coupled inductors in discontinuous conduction mode
US7638991B1 (en) * 2005-10-27 2009-12-29 National Semiconductor Corporation System and method for providing switch size management in a DC-DC converter circuit for a RF power amplifier using an output voltage reference signal
US7675277B2 (en) * 2005-09-26 2010-03-09 Siemens Aktiengesellschaft Multiphase DC chopper and method for operating a multiphase DC chopper
US7893669B2 (en) * 2007-09-10 2011-02-22 Analog Devices, Inc. Efficient voltage converter methods and structures
US7898236B2 (en) * 2008-04-10 2011-03-01 Intersil Americas Inc. Varying operation of a voltage regulator, and components thereof, based upon load conditions

Patent Citations (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5623725A (en) 1979-08-02 1981-03-06 Tdk Corp Multistage inductor
US4509190A (en) * 1980-05-19 1985-04-02 Abner Spector Effects box system and method
US4631471A (en) 1985-03-25 1986-12-23 At&T Bell Laboratories Inductor apparatus for application of ferroresonant regulators
US5764500A (en) 1991-05-28 1998-06-09 Northrop Grumman Corporation Switching power supply
US5414401A (en) 1992-02-20 1995-05-09 Martin Marietta Corporation High-frequency, low-profile inductor
US5204809A (en) 1992-04-03 1993-04-20 International Business Machines Corporation H-driver DC-to-DC converter utilizing mutual inductance
US5631822A (en) 1995-08-24 1997-05-20 Interpoint Corporation Integrated planar magnetics and connector
US5852557A (en) 1995-12-22 1998-12-22 Pacific Power Source A Division Of Thermo-Voltek Switching converter utilizing dual switch outputs
US5790005A (en) 1996-06-24 1998-08-04 Optimum Power Conversion, Inc. Low profile coupled inductors and integrated magnetics
US6018468A (en) 1997-04-08 2000-01-25 Eos Corporation Multi-resonant DC-to-DC converter
US6728263B2 (en) 1998-08-18 2004-04-27 Microsoft Corporation Dynamic sizing of data packets
US5982160A (en) 1998-12-24 1999-11-09 Harris Corporation DC-to-DC converter with inductor current sensing and related methods
US6272023B1 (en) 1999-05-15 2001-08-07 Technical Witts, Inc High efficiency coupled inductor soft switching power converters
US6278263B1 (en) 1999-09-01 2001-08-21 Intersil Corporation Multi-phase converter with balanced currents
US6462525B1 (en) 2000-02-14 2002-10-08 Linear Technology Corp. Polyphase PWM converter with high efficiency at light loads
US6593724B1 (en) 2000-02-14 2003-07-15 Linear Technology Corporation Polyphase PWM converter with high efficiency at light loads
US6417753B1 (en) 2000-02-17 2002-07-09 Koninklijke Philips Electronics N.V. Planar magnetic device without center core leg
US6686727B2 (en) 2000-08-18 2004-02-03 Advanced Energy Industries, Inc. Method for power conversion using combining transformer
US6696823B2 (en) 2000-08-18 2004-02-24 Advanced Energy Industries, Inc. Low voltage, high current dc computer power system
US6362986B1 (en) 2001-03-22 2002-03-26 Volterra, Inc. Voltage converter with coupled inductive windings, and associated methods
US6549436B1 (en) 2002-02-21 2003-04-15 Innovative Technology Licensing Llc Integrated magnetic converter circuit and method with improved filtering
US7301314B2 (en) 2002-03-22 2007-11-27 International Rectifier Corporation Multi-phase buck converter
US20030198067A1 (en) 2002-04-18 2003-10-23 Innovative Technology Licensing, Llc Core structure and interleaved DC-DC converter topology
US20030197585A1 (en) 2002-04-18 2003-10-23 Innovative Technology Licensing, Llc Core structure
US20050024179A1 (en) 2002-04-18 2005-02-03 Rockwell Scientific Licensing, Llc Extended E matrix integrated magnetics (MIM) core
US6873237B2 (en) 2002-04-18 2005-03-29 Innovative Technology Licensing, Llc Core structure
US7046523B2 (en) 2002-04-18 2006-05-16 Coldwatt, Inc. Core structure and interleaved DC—DC converter topology
US20030214274A1 (en) * 2002-05-14 2003-11-20 Lethellier Patrice R. Multiple-phase power converter having current sharing and high frequency filtering
US7109691B2 (en) 2002-06-28 2006-09-19 Microsemi Corporation Systems for auto-interleaving synchronization in a multiphase switching power converter
US7005835B2 (en) 2002-06-28 2006-02-28 Microsemi Corp. Method and apparatus for load sharing in a multiphase switching power converter
US20040113741A1 (en) 2002-12-13 2004-06-17 Jieli Li Method for making magnetic components with N-phase coupling, and related inductor structures
US7352269B2 (en) 2002-12-13 2008-04-01 Volterra Semiconductor Corporation Method for making magnetic components with N-phase coupling, and related inductor structures
US6885274B2 (en) 2003-02-14 2005-04-26 Micro-Star Int'l Co., Ltd. Inductor module including inductor windings wound on a common inductor core
US7002325B2 (en) 2003-10-20 2006-02-21 Intersil Americas Inc. Clocked cascading current-mode regulator with high noise immunity and arbitrary phase count
US6995548B2 (en) 2003-10-29 2006-02-07 Intersil Americas Inc. Asymmetrical multiphase DC-to-DC power converter
US20050151614A1 (en) 2003-11-17 2005-07-14 Majid Dadafshar Inductive devices and methods
US7138789B2 (en) 2004-01-21 2006-11-21 Intersil Corporation Multiphase converter with zero voltage switching
US7242172B2 (en) 2004-03-08 2007-07-10 Intel Corporation Microprocessor die with integrated voltage regulation control circuit
US7466116B2 (en) * 2004-04-12 2008-12-16 Renesas Technology America, Inc. Current sensing circuit for a multi-phase DC-DC converter
US7136293B2 (en) 2004-06-24 2006-11-14 Petkov Roumen D Full wave series resonant type DC to DC power converter with integrated magnetics
US20050286270A1 (en) 2004-06-24 2005-12-29 Petkov Roumen D Full wave series resonant type DC to DC power converter with integrated magnetics
US20060038650A1 (en) 2004-08-19 2006-02-23 Rockwell Scientific Licensing, Llc Vertical winding structures for planar magnetic switched-mode power converters
US20060038549A1 (en) 2004-08-19 2006-02-23 Rockwell Scientific Licensing, Llc Vertically packaged switched-mode power converter
US6980077B1 (en) 2004-08-19 2005-12-27 Coldwatt, Inc. Composite magnetic core for switch-mode power converters
US20060145800A1 (en) 2004-08-31 2006-07-06 Majid Dadafshar Precision inductive devices and methods
WO2006026674A2 (en) 2004-08-31 2006-03-09 Pulse Engineeering, Inc. Precision inductive devices and methods
US7521913B2 (en) * 2004-09-10 2009-04-21 Primarion Corporation Active transient response circuits, system and method for digital multiphase pulse width modulated regulators
US7394233B1 (en) 2004-12-02 2008-07-01 Nortel Networks Limited High efficiency modulated power supply
US7239116B2 (en) * 2004-12-21 2007-07-03 Primarion, Inc. Fine resolution pulse width modulation pulse generator for use in a multiphase pulse width modulated voltage regulator
US7327128B2 (en) 2004-12-29 2008-02-05 Intel Corporation Switching power supply transient suppression
US20060187684A1 (en) 2005-02-08 2006-08-24 Sriram Chandrasekaran Power converter employing integrated magnetics with a current multiplier rectifier and method of operating the same
US20060197510A1 (en) 2005-02-23 2006-09-07 Sriram Chandrasekaran Power converter employing a tapped inductor and integrated magnetics and method of operating the same
US20060239046A1 (en) * 2005-02-25 2006-10-26 Zane Regan A Active current sharing multiphase DC-DC converter
US7548046B1 (en) 2005-05-18 2009-06-16 Volterra Semiconductor Corporation Method and apparatus for multi-phase DC-DC converters using coupled inductors in discontinuous conduction mode
US7449867B2 (en) 2005-07-26 2008-11-11 International Rectifier Corporation Multi-phase buck converter with a plurality of coupled inductors
US7675277B2 (en) * 2005-09-26 2010-03-09 Siemens Aktiengesellschaft Multiphase DC chopper and method for operating a multiphase DC chopper
US7514909B2 (en) 2005-09-30 2009-04-07 Voiterra Semiconductor Corporation Voltage regulator with communication ring scheme
US7638991B1 (en) * 2005-10-27 2009-12-29 National Semiconductor Corporation System and method for providing switch size management in a DC-DC converter circuit for a RF power amplifier using an output voltage reference signal
US7342383B1 (en) 2005-11-07 2008-03-11 National Semiconductor Corporation Apparatus and method for smooth DCM-to-CCM transition in a multi-phase DC-DC converter
US7233132B1 (en) 2006-01-30 2007-06-19 Virginia Tech Intellectual Properties, Inc. Current sensing in multiple coupled inductors by time constant matching to leakage inductance
US20070273349A1 (en) 2006-05-23 2007-11-29 Intersil Americas Inc. Auxiliary turn-on mechanism for reducing conduction loss in body-diode of low side MOSFET of coupled-inductor DC-DC converter
US7468899B1 (en) 2007-01-09 2008-12-23 National Semiconductor Corporation Apparatus and method for wafer level fabrication of high value inductors on semiconductor integrated circuits
US20080315982A1 (en) 2007-06-08 2008-12-25 Intersil Americas Inc. Coupled-inductor core for unbalanced phase currents
US20080309299A1 (en) 2007-06-08 2008-12-18 Intersil Americas Inc. Inductor assembly having a core with magnetically isolated forms
US20080303495A1 (en) 2007-06-08 2008-12-11 Intersil Americas Inc. Power supply with a magnetically uncoupled phase and an odd number of magnetically coupled phases, and control for a power supply with magnetically coupled and magnetically uncoupled phases
US7893669B2 (en) * 2007-09-10 2011-02-22 Analog Devices, Inc. Efficient voltage converter methods and structures
US7898236B2 (en) * 2008-04-10 2011-03-01 Intersil Americas Inc. Varying operation of a voltage regulator, and components thereof, based upon load conditions

Non-Patent Citations (18)

* Cited by examiner, † Cited by third party
Title
Czogalla et al., "Automotive Application of Multi-Phase Coupled-Inductor DC-DC Converter", "2003 IEEE Industry Applications Conference", 2003, pp. 1524-1529, vol. 3, Publisher: IEEE.
Dixon, Lloyd, "Coupled Inductor Design", "Coupled Inductor Design", May 1993, pp. 8-1 thru 8-4, Publisher: Unitrode Corporation.
Finn et al., "Applications and equivalent models for coupled inductor parallel interleaved converters", Sep. 26-29, 2004, pp. 1-8, Published in: Brisbane, AU.
Hoke et al., "An Improved Two-Dimensional Numerical Modeling Method for E-Core Transformers", "IEEE Applied Power Electronics Conference", Mar. 2002, Publisher: IEEE.
Li et al., "Coupled-Inductor Design Optimization for Fast-Response Low-Voltage DC-DC Converters", "17th Annual IEEE Applied Power Electronics Conference and Exposition", Mar. 10-14, 2002, pp. 817-823, Publisher: IEEE.
Li et al., "Using Coupled Inductors to Enhance Transient Performance of Multi-Phase Buck Converters", "19th Annual IEEE Applied Power Electronics Conference and Exposition", Feb. 22-26, 2004, pp. 1289-1293, vol. 2, Publisher: IEEE.
Maksimovic, Dragan and Robert Erickson, "Modeling of Cross-Regulation in Converters Containing Coupled Inductors", "13th Annual Applied Power Electronics Conference and Exposition", Feb. 15-19, 1998, pp. 350-356, Publisher: IEEE.
Park et al., "Modeling and Analysis of Multi-Interphase Transformers for Connecting Power Converters in Parallel", "28th Annual IEEE Power Electronics Specialists Conference", 1997, pp. 1164-1170, Publisher: IEEE.
U.S Patent and Trademark Office, "Notice of Allowance ", "from U.S. Appl. No. 12/952,954", Oct. 28, 2011, pp. 1-10, Published in: US.
U.S Patent and Trademark Office, "Office Action", "from U.S. Appl. No. 12/952,954", Apr. 14, 2011, pp. 1-15, Published in: US.
U.S. Patent and Trademark Office, "Notice of Allowance ", "from U.S. Appl. No. 12/192,234", Aug. 6, 2010, pp. 1-8, Published in: US.
U.S. Patent and Trademark Office, "Notice of Allowance", "from U.S. Appl. No. 12/192,234", Dec. 6, 2010, pp. 1-12, Published in: US.
U.S. Patent and Trademark Office, "Notice of Allowance", "from U.S. Appl. No. 12/952,954", Aug. 31, 2011, pp. 1-5, Published in: US.
U.S. Patent and Trademark Office, "Supplemental Notice of Allowability", "from U.S. Appl. No. 12/192,234", Sep. 29, 2010, pp. 1-5, Published in: US.
Wong et al., "Investigating Coupling Inductors in the Interleaving QSW VRM", "Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition", Feb. 6-10, 2000, pp. 973-978, vol. 2, Publisher: APEC, Published in: New Orleans, Louisiana.
Wu et al., "Multi-Phase Buck Converter Design with Two-Phase Coupled Inductors", 2006, pp. 487-492, Publisher: IEEE.
Xiao et al., "Parasitic Resistance Current Sensing Topology for Coupled Inductors", "International Journal of Electronics", Jan. 2009, pp. 51-61, vol. 96, No. 1, Publisher: Taylor & Francis.
Xu et al., "Analysis by Finite Element Method of a Coupled Inductor Circuit Used as Current Injection Interface", "1996 IEEE Workshop on Computers in Power Electronics", Aug. 11-14, 1996, pp. 147-151, Publisher: IEEE, Published in: US.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI760966B (en) * 2019-12-13 2022-04-11 萬國半導體國際有限合夥公司 Inductor binning enhanced current sense
US11522451B2 (en) 2019-12-13 2022-12-06 Alpha And Omega Semiconductor (Cayman) Ltd. Inductor binning enhanced current sense

Also Published As

Publication number Publication date
US20090256535A1 (en) 2009-10-15
US7898236B2 (en) 2011-03-01
US20110062930A1 (en) 2011-03-17
US8125207B2 (en) 2012-02-28

Similar Documents

Publication Publication Date Title
USRE45773E1 (en) Varying operation of a voltage regulator, and components thereof, based upon load conditions
Lee Basic calculation of a buck converter’s power stage
US8482948B2 (en) Interleave control power supply device and control circuit
EP2506413B1 (en) Interleaved power converter and controller therefor
US6912144B1 (en) Method and apparatus for adjusting current amongst phases of a multi-phase converter
US10686382B2 (en) Symmetric time shift control for resonant converters
KR101176179B1 (en) Apparatus and method for controlling a voltage converting mode
US9559586B2 (en) Switch mode power supply, control circuit and associated control method
US8330442B2 (en) DC to DC converter and method for reducing overshoot
US8305065B2 (en) Power supplying apparatus including a pulse-width modulation oscillator and smoothing filters
TWI483528B (en) Dc to dc converter circuit and detection circuit and method for detecting zero current crossing within dc to dc converter circuit, and power supply controller, power supply and system thereof
TWI581547B (en) A device, a modulator, and a method for limiting current in a converter
US7403365B2 (en) Over-current detection circuit and method for power-supply device
KR101379047B1 (en) Multi-phase non-inverting buck boost voltage converter
US7304463B2 (en) DC-DC converter
US10548201B2 (en) Switch controller, power supply device comprising the same, and driving method of the power supply device
US10924009B2 (en) System and method for controlling switching power supply
JPH1189222A (en) Voltage converter circuit
US8866451B2 (en) Power supply apparatus
US10340914B1 (en) Power converting device and method
CN111837326A (en) Power management circuit, chip and equipment
TW202137685A (en) Switching regulator and control circuit thereof and quick response method
JP2013172467A (en) Switching power circuit
TWI403077B (en) A voltage regulator module system with variable frequency modulation
KR20180004677A (en) Bridgeless interleaved power factor correction and method for controling thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERSIL AMERICAS INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERSIL CORPORATION;REEL/FRAME:032108/0978

Effective date: 20120120

Owner name: INTERSIL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOUSTON, MICHAEL J.;SAUNDERS, CHRISTOPHER S.;REEL/FRAME:032108/0873

Effective date: 20080807

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12