USRE39143E1 - Method for making a wafer-pair having sealed chambers - Google Patents
Method for making a wafer-pair having sealed chambers Download PDFInfo
- Publication number
- USRE39143E1 USRE39143E1 US10/007,288 US728801A USRE39143E US RE39143 E1 USRE39143 E1 US RE39143E1 US 728801 A US728801 A US 728801A US RE39143 E USRE39143 E US RE39143E
- Authority
- US
- United States
- Prior art keywords
- wafer
- layer
- chamber
- pump
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims abstract description 67
- 230000008021 deposition Effects 0.000 claims abstract description 4
- 235000012431 wafers Nutrition 0.000 claims description 355
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 85
- 229910052710 silicon Inorganic materials 0.000 claims description 85
- 239000010703 silicon Substances 0.000 claims description 85
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 40
- 229910052751 metal Inorganic materials 0.000 claims description 36
- 239000002184 metal Substances 0.000 claims description 36
- 238000000151 deposition Methods 0.000 claims description 35
- 238000007789 sealing Methods 0.000 claims description 34
- 239000000463 material Substances 0.000 claims description 33
- 229910052681 coesite Inorganic materials 0.000 claims description 20
- 229910052906 cristobalite Inorganic materials 0.000 claims description 20
- 239000000377 silicon dioxide Substances 0.000 claims description 20
- 229910052682 stishovite Inorganic materials 0.000 claims description 20
- 229910052905 tridymite Inorganic materials 0.000 claims description 20
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 18
- 150000004767 nitrides Chemical class 0.000 claims description 15
- 229910000679 solder Inorganic materials 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 9
- 239000007789 gas Substances 0.000 claims description 9
- 150000002739 metals Chemical class 0.000 claims description 6
- 239000011248 coating agent Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 5
- 230000008020 evaporation Effects 0.000 claims description 4
- 238000001704 evaporation Methods 0.000 claims description 4
- OBNDGIHQAIXEAO-UHFFFAOYSA-N [O].[Si] Chemical compound [O].[Si] OBNDGIHQAIXEAO-UHFFFAOYSA-N 0.000 claims description 3
- 238000010521 absorption reaction Methods 0.000 claims description 3
- 230000003287 optical effect Effects 0.000 claims description 3
- 238000004544 sputter deposition Methods 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims 18
- 239000012530 fluid Substances 0.000 claims 8
- 230000000873 masking effect Effects 0.000 claims 6
- 238000001816 cooling Methods 0.000 claims 1
- 238000002329 infrared spectrum Methods 0.000 claims 1
- 238000003825 pressing Methods 0.000 claims 1
- 238000013459 approach Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000006096 absorbing agent Substances 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- BGTFCAQCKWKTRL-YDEUACAXSA-N chembl1095986 Chemical class C1[C@@H](N)[C@@H](O)[C@H](C)O[C@H]1O[C@@H]([C@H]1C(N[C@H](C2=CC(O)=CC(O[C@@H]3[C@H]([C@@H](O)[C@H](O)[C@@H](CO)O3)O)=C2C=2C(O)=CC=C(C=2)[C@@H](NC(=O)[C@@H]2NC(=O)[C@@H]3C=4C=C(C(=C(O)C=4)C)OC=4C(O)=CC=C(C=4)[C@@H](N)C(=O)N[C@@H](C(=O)N3)[C@H](O)C=3C=CC(O4)=CC=3)C(=O)N1)C(O)=O)=O)C(C=C1)=CC=C1OC1=C(O[C@@H]3[C@H]([C@H](O)[C@@H](O)[C@H](CO[C@@H]5[C@H]([C@@H](O)[C@H](O)[C@@H](C)O5)O)O3)O[C@@H]3[C@H]([C@@H](O)[C@H](O)[C@@H](CO)O3)O[C@@H]3[C@H]([C@H](O)[C@@H](CO)O3)O)C4=CC2=C1 BGTFCAQCKWKTRL-YDEUACAXSA-N 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 238000000992 sputter etching Methods 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 241000408659 Darpa Species 0.000 description 1
- 229910001030 Iron–nickel alloy Inorganic materials 0.000 description 1
- 239000006117 anti-reflective coating Substances 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000010943 off-gassing Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- SBIBMFFZSBJNJF-UHFFFAOYSA-N selenium;zinc Chemical compound [Se]=[Zn] SBIBMFFZSBJNJF-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000009461 vacuum packaging Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C43/00—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor
- B29C43/32—Component parts, details or accessories; Auxiliary operations
- B29C43/56—Compression moulding under special conditions, e.g. vacuum
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B1/00—Devices without movable or flexible elements, e.g. microcapillary devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01J—MEASUREMENT OF INTENSITY, VELOCITY, SPECTRAL CONTENT, POLARISATION, PHASE OR PULSE CHARACTERISTICS OF INFRARED, VISIBLE OR ULTRAVIOLET LIGHT; COLORIMETRY; RADIATION PYROMETRY
- G01J5/00—Radiation pyrometry, e.g. infrared or optical thermometry
- G01J5/02—Constructional details
- G01J5/04—Casings
- G01J5/041—Mountings in enclosures or in a particular environment
- G01J5/045—Sealings; Vacuum enclosures; Encapsulated packages; Wafer bonding structures; Getter arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N19/00—Integrated devices, or assemblies of multiple devices, comprising at least one thermoelectric or thermomagnetic element covered by groups H10N10/00 - H10N15/00
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C43/00—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor
- B29C43/32—Component parts, details or accessories; Auxiliary operations
- B29C43/56—Compression moulding under special conditions, e.g. vacuum
- B29C2043/561—Compression moulding under special conditions, e.g. vacuum under vacuum conditions
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C43/00—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor
- B29C43/32—Component parts, details or accessories; Auxiliary operations
Definitions
- the present invention pertains to vacuum encapsulated microstructure devices. It particularly pertains to the vacuum seal of a cavity between two wafers, and more particularly to the fabrication of such two wafers having a plugable hole for evacuation of gases from the cavity.
- thermoelectric (TE) devices As an example.
- the present invention involves the sealing of two wafers together resulting in a cavity between the wafers with a plugable hole for the evacuating of gases from the cavity.
- the hole after evacuation of gases from the cavity, is plugged with deposited metal.
- the result is an integral vacuum package (IVP).
- IVP integral vacuum package
- This approach permits the sealing of the two wafers together without having to create the vacuum seal at the same time.
- the final vacuum seal can be done in a high vacuum by either evaporation or the sputtering of a thick layer of metal to plug the small pump-out port.
- This approach allows a thorough baking out of the wafer to wafer seals and interior surfaces prior to a final vacuum seal. It separates the two functions and does not limit the bake-out to the solder processing steps.
- Each cavity may have a gas instead of a vacuum.
- Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.
- FIGS. 1a and 1b show plan and cutaway side views of a detector chip having a chamber with a deposited plug vacuum seal.
- FIG. 2 shows a perspective view of the device chip having the deposited plug vacuum seal.
- FIG. 3 reveals a wafer having a plurality of detectors with a deposited vacuum seal on a plurality of plugs.
- FIGS. 4a , 4 b, 4 c, 4 d, 4 e, 4 f, 4 g, 4 h, 4 i, 4 j, 4 k, 4 l and 4 m illustrate the fabrication process for a detector wafer.
- FIGS. 5a , 5 b, 5 c, 5 d, 5 e and 5 f illustrate the fabrication process for a top cap wafer.
- FIGS. 6a , 6 b and 6 c illustrate the steps of aligning, bonding and sealing the detector and top cap wafers.
- FIGS. 1a , 1 b and 2 show an illustration of a device 10 having a vacuum pump-out port 11 and a deposited plug final vacuum seal 12 .
- the deposited layer 12 seals port 11 to hermetically seal chamber 16 .
- Wafers 13 and 14 are of the same material, such as silicon, thereby having the same coefficients of thermal expansion. Wafers 13 and 14 are adhered together at a solder seal ring 15 .
- Wafer 13 is the detector chip and wafer 14 is the top cap.
- Cavity 16 is the chamber that contains an array 17 of detectors on the surface of wafer 13 and detects radiation which may come through an anti-reflective coated silicon window of top cap 14 .
- Cavity 16 is effected by a recess of about 125 microns into wafer 14 having a border 18 . It is this cavity that is outgassed to result in a cavity vacuum.
- Top cap 14 is about 430 microns thick and chip 13 is about 500 microns thick.
- Seal ring 15 is a composition of 90 percent lead and 10 percent indium.
- Plug 12 is about 20 microns thick and is a composition of 50 percent lead and 50 percent indium.
- FIG. 3 shows a wafer 20 having multiple chips 10 having a wafer-to-wafer sealing of the same material for multiple cavities. Cavities 16 can be baked out and outgassed since each chamber 16 has an open port 11 . Then in an environment of a vacuum, a deposition of metal 12 is applied to the wafer 13 surface having ports 11 and thereby close ports 11 and seal chambers 16 closed with a vacuum in the chambers. Solder balls for sealing of the ports closed has been tried with little success of maintaining a vacuum or low pressure in the cavities. The present wafers 13 and 14 , after bonding and sealing, may be sawed into individual chips without breakage since the sealed top cap protects the fragile microstructure devices 17 . Further, the plug will not be disturbed since it is a deposited layer 12 rather than some dislodgable solder ball or plug.
- FIGS. 4a through 4m A process for developing chip 10 is shown in FIGS. 4a through 4m .
- the process for detector wafer 13 starts out with a double polished silicon wafer 13 .
- one micron layers 22 a and 23 a of thermal SiO 2 are grown on wafer 13
- Si 3 N 4 layer 22 b and SiO 2 layer 22 a are removed from the “front” of wafer 13 .
- a 1000 angstroms of a thermal SiO 2 layer 24 is grown on the front of wafer 13 in FIG. 4b.
- a layer 25 of 2000 angstroms of Si 3 N 4 (bottom bridge nitride) is deposited on layer 24 in FIG. 4 c.
- the first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4 d.
- a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26 .
- Layer 27 in FIG. 4e is patterned with a second mask by ion milling and wet etching.
- a layer 28 consisting of 6000 angstroms of Si 3 N 4 is deposited on metal layers 26 and 27 , and layer 25 , as the top bridge nitride in FIG. 4 f.
- An absorber 29 is deposited on layer 28 of FIG. 4 g and patterned with a third mask.
- Absorber 29 is capped with a layer 30 of Si 3 N 4 .
- Plasma etched vias 31 to metal layer 27 are patterned and cut with the use of a fourth mask, as shown in FIG. 4 h.
- Plasma etched vias 32 in FIG. 4i for the final etch are patterned and cut with the use of a fifth mask.
- Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4 j.
- Passivated leadouts 40 in first metal 26 or second metal 27 pass under the seal ring metal 33 in FIG. 4 j.
- Plasma etched pump-out port vias 11 are patterned and cut on layers 23 b and 23 a of the back of wafer 13 in FIG. 4 k. There is a KOH etch of the back side of wafer 13 through 90 percent of wafer 13 for port 11 in FIG. 4 l.
- Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG. 4 m.
- Top cap wafer 14 like detector wafer 13 , is fabricated with films compatible with 300 degree C. bakes and low outgassing. Wafer 14 acts as the window for infrared devices 17 . An additional constraint is that wafer 14 is made from low oxygen silicon (i.e., float zone silicon) to minimize the SiO 2 absorption peak in the 8-14 micron wavelength window. Top cap wafer 14 is coated with an anti-reflection coating 34 . Wafer 14 has a solder adhesion metal and solder ring 15 which matches detector wafer 13 , a border 18 forming chamber 16 above detectors 17 , and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13 .
- solder adhesion metal and solder ring 15 which matches detector wafer 13 , a border 18 forming chamber 16 above detectors 17 , and holes 35 through wafer 14 to access the wire bond pads on detector wafer 13 .
- FIGS. 5a through 5f illustrate steps of fabrication for top cap 14 .
- the starting material is a double polished silicon wafer 14 grown by float zone for minimum oxygen content.
- 1.8 micron layers of thermally grown SiO 2 36 a and 37 a in FIG. 5a are covered by 0.3 microns of LPCVD Si 3 N 4 layers 36 b and 37 b to mask the KOH etching.
- the wafer 14 is then put in a fixture to allow etching of the outside surface 35 and 36 b while protecting the inside 16 and 37 b to KOH etch wafer 14 through hole 35 to 90 percent of the way through top cap wafer 14 , as shown in FIG. 5 c.
- Wafer 14 is removed from the etching fixture and hole 16 is cleared of remaining SiO2 layer 37 a in FIG. 5d by buffered oxide etch.
- Hole 35 is further etched through wafer 14 to layer 37 a to complete bond pad hole 35 .
- FIG. 5d shows the etching that creates recess 16 on the inside of wafer 14 .
- Nitride and oxide mask layers 36 a, 36 b, 37 a and 37 b are stripped from wafer 14 .
- Antireflective coating 38 is applied to wafer 14 .
- a solder ring pattern is applied to the inside surface encircling recess 16 , by using a laminated Riston process for lift-off.
- Five hundred angstroms of Ti, 2000 angstroms of Ni and 500 angstroms of Au of adhesion metals 39 are deposited in an E-beam evaporator.
- a five micron layer 40 of InPb (10:90) solder is deposited onto adhesion metals 39 in the thermal evaporator.
- the Riston mask is lifted off and the field SiO 2 in BOE etched off resulting in solder ring 18 in FIG. 5 f.
- Bonding and sealing detector wafer 13 and top cap wafer 14 are done with clean surfaces. Bonding surfaces of wafers 13 and 14 are sputter cleaned just prior to doing the wafer bond. The following sequence of events indicate how to align, bond and seal the wafer pair 13 and 14 of FIGS. 6a , 6 b and 6 c. To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump.
- Wafers 13 and 14 are pressed together in FIG. 6b , with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.
- Bonded wafer pair 13 and 14 is put into an E-beam evaporation system for sputter cleaning of the pump-out port 11 surfaces, followed by adhesion layers of 500 angstroms of Ti, 1000 angstroms of Ni and 500 angstroms of Au.
- Wafer pair 13 and 14 is put into a thermal evaporator system; and a bake out of the wafer pair at 250 degrees C. is preferred for four hours under a vacuum.
- the wafer pair 13 and 14 is cooled down but the environment about the wafer pair is kept at the desired vacuum.
- Twenty microns of InPb (50:50) 12 is deposited onto the backside of detector wafer 13 to plug port 11 in FIG. 6c , to seal vacuum chamber 16 of wafer pair 13 and 14 .
- wafer 20 On the wafer 20 scale, a plurality of ports 11 in a plurality of chips are plugged. Then wafers 13 and 14 , combined as wafer 20 , may be removed from the vacuum environment. Wafer 20 may be cut into individual chips 10 , each having its own sealed chamber 16 enclosing detectors 17 .
- top cap wafer 14 composed of Germanium for better IR transmission or ZnSe for broadband transmission (i.e., visible and IR) or other optical window materials for application specific optical bandpass behavior.
- Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13 .
- Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference.
- Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer.
- Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes.
- the bonded wafer pair 13 and 14 in FIG. 6c may be hermetically sealed with a controlled residual pressure of a specific gas type for optimal thermal, mechanical or other properties rather than simply evacuated for the devices within the chamber.
Abstract
A method for fabricating a wafer-pair having at least one recess in one wafer and the recess formed into a chamber with the attaching of the other wafer which has a port plugged with a deposited layer on its external surface. The deposition of the layer may be performed in a very low pressure environment, thus assuring the same kind of environment in the sealed chamber. The chamber may enclose at least one device such as a thermoelectric sensor, bolometer, emitter or other kind of device. The wafer-pair typically will have numerous chambers, with devices, respectively, and may be divided into a multiplicity of chips.
Description
The Government may have rights in this invention pursuant to Contract No. MDA972-95-3-002 awarded by the DARPA.
The present invention pertains to vacuum encapsulated microstructure devices. It particularly pertains to the vacuum seal of a cavity between two wafers, and more particularly to the fabrication of such two wafers having a plugable hole for evacuation of gases from the cavity.
Various devices, such as microstructure infrared (IR) devices, require vacuum encapsulation for optimal performance. Conventional vacuum packaging is complex and costly. Known prior art approaches to wafer level vacuum sealing cannot yield adequately low pressures, the best in the range of 0.5 torr. Such pressures resulted in 50 percent signal losses for thermoelectric (TE) devices as an example.
The present invention involves the sealing of two wafers together resulting in a cavity between the wafers with a plugable hole for the evacuating of gases from the cavity. The hole, after evacuation of gases from the cavity, is plugged with deposited metal. The result is an integral vacuum package (IVP). This approach permits the sealing of the two wafers together without having to create the vacuum seal at the same time. The final vacuum seal can be done in a high vacuum by either evaporation or the sputtering of a thick layer of metal to plug the small pump-out port. This approach allows a thorough baking out of the wafer to wafer seals and interior surfaces prior to a final vacuum seal. It separates the two functions and does not limit the bake-out to the solder processing steps. There is independent control over sealing and bake-out to maximize bond yield and minimize residual pressure. This approach also permits clear access of each vacuum cavity directly, thereby avoiding the need to pump from the periphery of the wafer inwards. The procedure here has been implemented and resulted in vacuum levels below 10 millitorr of residual pressure as measured by pressure sensors within the cavity. The seals cover significant substrate topography. Seals over topography of 0.25 microns have been demonstrated. The required processing temperatures are below 300 degrees Centigrade (C.). These chips can be handled with conventional chip handling equipment. Yields for this process exceed 90 percent. Costs of the present vacuum-sealed chips are 80 to 90 percent less than that of conventionally vacuum-sealed chips. The present approach results in sealed devices that have high temperature longevity for pressures below 100 millitorr; ten years is indicated by test data for ambient temperatures up to 150 degrees C. Each cavity may have a gas instead of a vacuum. Each cavity, chamber or volume may contain detectors such as thermoelectric detectors, devices, bolometers, or may contain emitters.
A process for developing chip 10 is shown in FIGS. 4a through 4m . The process for detector wafer 13 starts out with a double polished silicon wafer 13. In FIG. 4a , one micron layers 22a and 23a of thermal SiO2 are grown on wafer 13, and 0.3 micron layers 22b and 23b of low pressure chemical vapor deposited (LPCVD) Si3N4. Si3N4 layer 22b and SiO2 layer 22a are removed from the “front” of wafer 13. A 1000 angstroms of a thermal SiO2 layer 24 is grown on the front of wafer 13 in FIG. 4b. A layer 25 of 2000 angstroms of Si3N4 (bottom bridge nitride) is deposited on layer 24 in FIG. 4c. The first metal NiFe (60:40) of a thermocouple is deposited as a 1100 angstrom layer 26 on layer 25 and then first metal layer 26 is patterned with a first mask by ion milling resulting in the layout of FIG. 4d.
For the second metal of the thermocouple detectors, a thousand angstrom layer 27 of chromium is deposited on layers 25 and 26. Layer 27 in FIG. 4e is patterned with a second mask by ion milling and wet etching. A layer 28 consisting of 6000 angstroms of Si3N4 is deposited on metal layers 26 and 27, and layer 25, as the top bridge nitride in FIG. 4f. An absorber 29 is deposited on layer 28 of FIG. 4g and patterned with a third mask. Absorber 29 is capped with a layer 30 of Si3N4. Plasma etched vias 31 to metal layer 27 are patterned and cut with the use of a fourth mask, as shown in FIG. 4h. Plasma etched vias 32 in FIG. 4i for the final etch are patterned and cut with the use of a fifth mask. Five hundred angstroms of Cr, 2000 angstroms of Ni and 5000 angstroms of Au are deposited, patterned and lifted off for pad and solder frame metal 33 in FIG. 4j. Passivated leadouts 40 in first metal 26 or second metal 27 pass under the seal ring metal 33 in FIG. 4j. Plasma etched pump-out port vias 11 are patterned and cut on layers 23b and 23a of the back of wafer 13 in FIG. 4k. There is a KOH etch of the back side of wafer 13 through 90 percent of wafer 13 for port 11 in FIG. 4 l. Port 11 is completed with an etch through via 32 to the front of wafer 13 as shown in FIG. 4m.
Bonding and sealing detector wafer 13 and top cap wafer 14 are done with clean surfaces. Bonding surfaces of wafers 13 and 14 are sputter cleaned just prior to doing the wafer bond. The following sequence of events indicate how to align, bond and seal the wafer pair 13 and 14 of FIGS. 6a , 6b and 6c. To begin, the Au solder ring surface 33 of detector wafer 13 is sputter cleaned. The InPb surface of ring 18 of top cap wafer 14 is oxygen plasma cleaned. Wafers 13 and 14 of FIG. 6a are aligned in a bonding cassette using 0.002 inch spacers between the wafers. The aligned wafer pair is put in a vacuum press which is pumped to a good vacuum with a turbo pump. Wafers 13 and 14 are pressed together in FIG. 6b , with about 400 pounds of pressure. The temperature of the wafers is ramped up to 300 degrees C., which takes about one hour. Then wafers 13 and 14 are held at this achieved temperature and pressure for five minutes. Then wafers 13 and 14 are cooled down to room temperature, and the vacuum chamber is vented.
Further variations on this theme include top cap wafer 14 composed of Germanium for better IR transmission or ZnSe for broadband transmission (i.e., visible and IR) or other optical window materials for application specific optical bandpass behavior. Top cap wafer 14 may have integrated components built in or on the surface in addition to those on the detector wafer 13. Detector wafer 13 having a diaphragm pressure sensor integrated into it, the sealed chamber then forms a vacuum pressure reference. Detector wafer 13 may have infrared bolometer arrays with readout electronics integrated into the wafer. Detector wafer 13 may have moving parts to be sealed in a chamber for other functional purposes. The bonded wafer pair 13 and 14 in FIG. 6c may be hermetically sealed with a controlled residual pressure of a specific gas type for optimal thermal, mechanical or other properties rather than simply evacuated for the devices within the chamber.
Claims (66)
1. A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:
growing a thermal layer on a first side of a first silicon wafer;
depositing a nitride layer on the thermal layer;
depositing, patterning and removing portions of first metal layer on the nitride layer for a plurality of devices;
depositing, patterning and removing portions of a second metal layer on the nitride and first metal layers for the plurality of devices;
patterning and removing material from the first silicon wafer and layers on the first side of the first silicon wafer and from a second side of the first silicon wafer to make a plurality of pump-out ports through the first silicon wafer and layers on the first silicon wafer;
masking and removing material from a first side of a second silicon wafer to form a plurality of recesses in the first side of the second silicon wafer;
forming a sealing ring on the first side of the second silicon wafer around each of the plurality of recesses; and
positioning the first side of the first silicon wafer next to the first side of the second silicon wafer; and
wherein:
each sealing ring is in contact with at least one of the layers on the first side of the first silicon wafer;
each recess of the plurality of recesses results in a chamber containing at least one device of the plurality of devices;
each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and
the first and second silicon wafers are effectively a bonded together set of wafers.
2. The method of claim 1 , further comprising:
placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via the at least one pump-out port; and
depositing a layer of material on the second side of the first silicon wafer and the plurality of pump-out ports on the second side of the first silicon wafer, wherein each chamber is sealed from the environment.
3. The method of claim 2 , further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first silicon wafer.
4. The method of claim 3 , further comprising coating the second wafer with antireflection material.
5. The method of claim 4 , wherein the second silicon wafer is made from low oxygen silicon or float zone silicon to minimize an absorption peak in an 8-14 micron wavelength region of light going through the second silicon wafer to the plurality of devices.
6. The method of claim 5 , wherein the set of wafers is cut into a plurality of chips wherein each chip has one or more sealed chambers.
7. The method of claim 6 , wherein the plurality of devices comprise thermoelectric detectors.
8. The method of claim 6 , wherein the plurality of devices comprise bolometers.
9. A method for making a wafer-pair having at least one deposited layer plugged sealed chamber, comprising:
growing a first thermal layer on a first side of a first silicon wafer;
depositing a nitride layer on the first thermal layer;
depositing and patterning a first metal layer on the nitride layer for at least one device;
depositing and patterning a second metal layer on the nitride layer and the first metal layer for the at least one device;
patterning and removing material from the first silicon wafer and layers on the first side of the first silicon wafer and from a second side of the first silicon wafer to make a pump-out port through a first silicon wafer and the layers on the first silicon wafer;
masking and removing material from a first side of a second silicon wafer, to form a recess in the first side of the second silicon wafer;
forming a sealing ring on the first side of the second silicon wafer around the recess; and
positioning the first side of the first silicon wafer next to the first side of the second silicon wafer; and
wherein:
the sealing ring is in contact with at least one of the layers on the first side of the first silicon layer;
the at least one device is within the recess resulting in a chamber containing the at least one device;
the pump-out port is within the sealing ring; and
the first and second silicon wafers are effectively a bonded together set of wafers.
10. The method of claim 9 , further comprising:
placing the bonded together set of wafers in an environment of a vacuum wherein a vacuum occurs in the chamber via the pump-out port; and
depositing a layer of material on the second side of the first silicon wafer and the pump-out port on the second side of the first silicon wafer, wherein the chamber is sealed from the environment.
11. The method of claim 10 , further comprising baking out the bonded together set of wafers prior to depositing the layer of material on the second side of the first wafer and the pump-out port on the second side of the first silicon wafer.
12. The method of claim 11 , wherein the at least one device is a detector.
13. The method of claim 12 , further comprising coating the second silicon wafer with antireflection material.
14. The method of claim 11 , wherein the second silicon wafer is made from low oxygen silicon or float zone silicon to minimize an absorption peak in an 8-14 micron wavelength region of light going through the second silicon wafer to the at least one device.
15. The method of claim 14 , wherein the at least one device is a thermoelectric detector.
16. The method of claim 14 , wherein the at least one device is a bolometer.
17. The method of claim 11 , wherein the at least one device is an emitter.
18. A method for making a wafer-pair having at least one deposited layer plugged sealed chamber, comprising:
growing a first layer of thermal SiO2 on a first of a first silicon wafer;
depositing a first layer of Si3N4 on the first layer of thermal SiO2;
growing a second layer of thermal SiO2 on a second side of the first silicon wafer;
depositing a second layer of Si3N4 on the second layer of thermal SiO2;
depositing a layer of a first metal on the second layer of Si3N4;
patterning the layer of the first metal;
depositing a layer of a second metal on the layer of the first metal;
patterning the layer of the second metal;
depositing a third layer of Si3N4 on the layers of the first and second metals;
etching at least one via through the third layer of Si3N4, the layers of the second and first metals, the second layer of Si3N4 and the second layer of thermal SiO2;
etching a pump-out port through the first layer of SiO2 and a first portion of the silicon wafer proximate to the at least one via;
etching within the at least one via through a second portion of the silicon wafer to the pump-out port;
growing a third layer of thermal SiO2 on a first side of a second silicon wafer and a fourth layer of
thermal SiO2 on a second side of the second silicon wafer;
growing a fourth layer of Si3N4 on the third layer of thermal SiO2 and a fifth layer of Si3N4 on the fourth layer of SiO2;
patterning and cutting the fourth layer Si3N4 and the third layer of thermal SiO2 for a bond pad area;
etching a first portion of the second silicon wafer through the fourth Si3N4 layer and third SiO2 layer for the bond pad area;
patterning and cutting the fifth layer of Si3N4 and fourth layer of thermal SiO2 for a recess area;
etching a second portion from the second side of the second silicon wafer to form a recess;
applying an optical coating to the second silicon wafer to substantially reduce reflections;
applying a solder ring proximate to a perimeter of the recess, on the second side of the second silicon wafer;
aligning the first silicon wafer with the second silicon wafer, having the first side of the first silicon wafer and the second side of the second silicon wafer face each other;
putting the first and second silicon wafers in a vacuum;
pressing the first and second silicon wafers together with a pressure;
ramping the temperature of the silicon wafers up to a high temperature;
increasing the pressure of the first and second silicon wafers against each other to bond the silicon wafers to each other;
baking out the first and second silicon wafers;
cooling down the first and second silicon wafers under a maintained vacuum;
depositing a layer of a metal on the second side of the second silicon wafer to plug the pump-out port to seal the recess with a vacuum; and
removing the bonded first and second silicon wafers from the vacuum.
19. A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:
growing a thermal layer on a first side of a first silicon wafer;
patterning and removing material from the first silicon wafer and layers on the first side of the first silicon wafer and from a second side of the first silicon wafer to make a plurality of pump-out ports through the first silicon wafer and layers on the first silicon wafer;
masking and removing material from a first side of a second silicon wafer to form a plurality of recesses in the first side of the second silicon wafer;
forming a sealing ring on the first side of the second silicon wafer around each of the plurality of recesses; and
positioning the first side of the first silicon wafer next to the first side of the second silicon wafer; and
wherein:
each sealing ring is in contact with at least one of the layers on the first side of the first silicon layer;
each recess of the plurality of recesses results in a chamber;
each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and
the first and second silicon wafers are effectively a bonded together set of wafers.
20. The method of claim 19 , further comprising:
placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via a pump-out port; and
depositing a layer of material on the second side of the first silicon wafer and the plurality of pump-out out ports on the second side of the first silicon wafer, wherein each chamber is sealed from the environment.
21. The method of claim 20 , further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first silicon wafer.
22. The method of claim 21 , wherein the set of wafers is cut into a plurality of chips wherein each chip has one or more sealed chambers.
23. The method of claim 22 , wherein the one or more sealed chambers contains one or more devices.
24. The method of claim 19 , further comprising:
placing the set of wafers in an environment of a gas wherein the gas enters each chamber via a pump-out port; and
depositing a layer of material on the second side of the first silicon wafer and the plurality of pump-out ports on the second side of the first silicon wafer, wherein each chamber is sealed from an ambient environment.
25. A method for making a wafer-pair having deposited layer plugged sealed chambers, comprising:
growing a thermal layer on a first side of a first wafer;
depositing a nitride layer on the thermal layer;
depositing, patterning and removing portions of first metal layer on the nitride layer for a plurality of devices;
depositing, patterning and removing portions of a second metal layer on the nitride and first metal layers for the plurality of devices;
patterning and removing material from the first wafer and layers on the first side of the first wafer and from a second side of the first wafer to make a plurality of pump-out ports through the first wafer and layers on the first wafer;
masking and removing material from a first side of a second wafer to form a plurality of recesses in the first side of the second wafer;
forming a sealing ring on the first side of the second wafer around each of the plurality of recesses; and
positioning the first side of the first wafer next to the first side of the second wafer; and wherein:
each sealing ring is in contact with at least one of the layers on the first side of the first wafer;
each recess of the plurality of recesses results in a chamber containing at least one device of the plurality of devices;
each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and
the first and second wafers are effectively a bonded together set of wafers.
26. The method of claim 25 , further comprising:
placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via the at least one pump-out port; and
depositing a layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first wafer, wherein each chamber is sealed from the environment.
27. The method of claim 26 , further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer and the plurality of pump-out ports on the second side of the first wafer.
28. The method of claim 27 , further comprising coating the second wafer with antireflection material.
29. The method of claim 28 , wherein the second wafer is made from a material that is at least substantially transparent to light in the infrared spectrum.
30. The method of claim 29 , wherein the plurality of devices comprise thermoelectric detectors.
31. The method of claim 30 , wherein the plurality of devices comprise bolometers.
32. A method for making a wafer-pair having at least one deposited layer plugged sealed chamber, comprising:
growing a first thermal layer on a first side of a first wafer;
depositing a nitride layer on the first thermal layer;
depositing and patterning a first metal layer on the nitride layer for at least one device;
depositing and patterning a second metal layer on the nitride layer and the first metal layer for the at least one device;
patterning and removing material from the first wafer and layers on the first side of the first wafer and from a second side of the first wafer to make a pump-out port through the first wafer and the layers on the first wafer;
masking and removing material from a first side of a second wafer, to form a recess in the first side of the second wafer;
forming a sealing ring on the first side of the second wafer around the recess;
positioning the first side of the first wafer next to the first side of the second wafer; and
wherein:
the sealing ring is in contact with at least one of the layers on the first side of the first wafer;
the at least one device is within the recess resulting in a chamber containing the at least one device;
the pump-out port is within the sealing ring; and
the first and second wafers are effectively a bonded together set of wafers.
33. The method of claim 32 , further comprising:
placing the bonded together set of wafers in an environment of a vacuum wherein a vacuum occurs in the chamber via the pump-out port; and
depositing a layer of material on the second side of the first wafer and the pump-out port on the second side of the first wafer, wherein the chamber is sealed from the environment.
34. The method of claim 33 , further comprising baking out the bonded together set of wafers prior to depositing the layer of material on the second side of the first wafer and the pump-out port on the second side of the first wafer.
35. The method of claim 34 , wherein the at least one device is a detector.
36. The method of claim 35 , wherein the at least one device is a thermoelectric detector.
37. The method of claim 34 , wherein the at least one device is an emitter.
38. A method for making a wafer-pair having sealed chambers, comprising:
patterning and removing material from a first wafer to make a plurality of pump-out ports through the first wafer;
masking and removing material from a first side of a second wafer to form a plurality of recesses in the first side of the second wafer;
forming a sealing ring on a first side of the first wafer or the first side of the second wafer such that the sealing ring extends around each of the plurality of recesses; and
positioning the first side of the first wafer next to the first side of the second wafer; and
wherein:
each sealing ring is in contact with the first side of the first wafer and the first side of the second wafer
each recess of the plurality of recesses results in a chamber;
each sealing ring encloses at least one pump-out port of the plurality of pump-out ports; and
the first and second wafers are effectively a bonded together set of wafers.
39. The method of claim 38 , further comprising:
placing the set of wafers in an environment of a vacuum wherein a vacuum occurs in each chamber via a pump-out port; and
depositing a layer of material on a second side of the first wafer to seal the plurality of pump-out out ports from the second side of the first wafer, wherein each chamber is sealed from the environment.
40. The method of claim 39 , further comprising baking out the set of wafers prior to depositing the layer of material on the second side of the first wafer.
41. The method of claim 40 , wherein the set of wafers is cut into a plurality of chips wherein each chip has one or more sealed chambers.
42. The method of claim 40 , wherein the one or more sealed chambers contains one or more devices.
43. The method of claim 38 , further comprising:
placing the set of wafers in an environment of a gas wherein the gas enters each chamber via a pump-out port; and
depositing a layer of material on a second side of the first wafer to seal the plurality of pump-out out ports from the second side of the first wafer, wherein each chamber is sealed from an ambient environment.
44. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
providing a first wafer and a second wafer;
forming one or more pump-out ports through the first wafer;
positioning a first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and
exposing the chamber to a negative pressure relative to atmosphere while plugging the pump out port to seal the chamber.
45. A method according to claim 44 further comprising the step of:
making a recess in the first side of the first wafer and/or the first side of the second wafer, wherein the recess forms part of the chamber.
46. A method according to claim 44 further comprising the step of:
providing one or more devices in or on the first side of the first wafer and/or the first side of the second wafer before the positioning step.
47. A method according to claim 46 wherein the one or more devices are in the chamber.
48. A method according to claim 46 wherein the one or more devices include an array of infrared detectors.
49. A method according to claim 44 wherein a sealing ring is positioned between the first side of the first wafer and the first side of the second wafer, and wherein the first wafer, the second wafer and the sealing ring form the chamber.
50. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
providing a first wafer and a second wafer;
forming one or more pump-out ports through the first wafer;
making a recess in a first side of the first wafer and/or a first side of the second wafer;
positioning the first side of the first wafer next to the first side of the second wafer, the first wafer and the second wafer forming a chamber that is at least partially defined by the recess, with the pump-out port of the first wafer in fluid communication with the chamber; and
exposing the chamber to a negative pressure relative to atmosphere while plugging the pump out port to seal the chamber.
51. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
providing a first wafer having a first side, with one or more bond pads on the first side;
providing a second wafer;
forming one or more bond-pad holes through the second wafer;
positioning the first side of the first wafer next to a first side of the second wafer; the first wafer and the second wafer forming at least part of a chamber, the first wafer and second wafer being aligned so that the bond-pad holes in the second wafer provide physical access to the one or more bond pads on the first wafer through at least selected bond-pad holes in the second wafer; and
the first and second wafers are effectively a bonded together set of wafers.
52. A bonded wafer pair, comprising:
a first wafer;
a second wafer;
the first wafer having one or more pump-out ports through the first wafer;
the first side of the first wafer bonded to a first side of the second wafer via a sealing ring; the first wafer, the second wafer and the sealing ring forming a chamber, with the pump-out port of the first wafer in fluid communication with the chamber, the chamber having a negative pressure therein relative to atmosphere; and
a plug for plugging the pump out port.
53. A bonded wafer pair according to claim 52 further comprising a recess in the first side of the first wafer and/or the first side of the second wafer, wherein the recess forms at least part of the chamber.
54. A bonded wafer pair according to claim 52 further comprising one or more devices in or on the first side of the first wafer and/or the first side of the second wafer.
55. A bonded wafer pair according to claim 54 wherein the one or more devices are in the chamber.
56. A bonded wafer pair according to claim 54 wherein the one or more devices include an array of infrared detectors.
57. A bonded wafer pair having a sealed chamber, comprising:
a first wafer;
a second wafer bonded to the first wafer;
one or more pump-out ports through the first wafer;
a recess in a first side of the first wafer and/or a first side of the second wafer;
the first wafer and the second wafer forming a chamber that includes the recess, with the pump-out port of the first wafer in fluid communication with the chamber, the chamber having a negative pressure therein relative to atmosphere; and
one or more plugs for plugging the one or more pump out ports to seal the chamber.
58. A bonded wafer pair, comprising:
a first wafer having a first side, with one or more bond pads on the first side;
a second wafer, with one or more bond-pad holes through the second wafer;
the first side of the first wafer bonded to a first side of the second wafer with a sealing ring therebetween, the first wafer and second wafer being aligned so that the bond-pad holes in the second wafer provide physical access to the one or more bond pads on the first wafer through at least selected bond-pad holes in the second wafer; and
the first wafer, the second wafer and the sealing ring forming a chamber.
59. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
providing a first wafer and a second wafer, the first wafer having a first side and a second side;
forming one or more pump-out ports through the first wafer;
positioning the first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and
providing one or more layer(s) in a negative pressure relative to atmosphere to a second side of the first wafer, wherein the one or more layer(s) plug the pump out port and seal the chamber.
60. A method according to claim 59 wherein the one or more layer(s) are deposited by evaporation.
61. A method according to claim 59 wherein the one or more layer(s) are deposited by sputtering.
62. A method according to claim 59 wherein the one or more layer(s) include a metal layer.
63. A method according to claim 59 wherein the one or more layer(s) are deposited in a high vacuum environment.
64. An apparatus having a sealed chamber with one or more devices positioned in the sealed chamber, the one or more devices having a desired operating temperature range, the bonded wafer pair comprising:
a first wafer;
a second wafer secured relative to the first wafer;
the first wafer and the second wafer forming a chamber that has a volume, wherein the one or more devices are positioned in the chamber;
one or more pump-out ports through the first wafer, at least one of the one or more pump-out ports in fluid communication with the chamber;
one or more plugs for plugging the one or more pump out ports to seal the chamber; and
the volume of the chamber remaining relatively constant over the desired operating temperature range of the one or more devices.
65. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
providing a first wafer and a second wafer, the first wafer having a first side and a second side;
forming one or more pump-out ports through the first wafer;
positioning the first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and
providing one or more layer(s) by deposition to a second side of the first wafer, wherein the one or more deposited layer(s) plug the pump out port and seal the chamber, and wherein the one or more layer(s) are deposited by evaporation.
66. A method for making a wafer-pair with a sealed chamber therebetween, comprising:
providing a first wafer and a second wafer, the first wafer having a first side and a second side;
forming one or more pump-out ports through the first wafer;
positioning the first side of the first wafer next to a first side of the second wafer, the first wafer and the second wafer forming at least part of a chamber, with the pump-out port of the first wafer in fluid communication with the chamber; and
providing one or more layer(s) by deposition to a second side of the first wafer, wherein the one or more deposited layer(s) plug the pump out port and seal the chamber, and wherein the one or more layer(s) are deposited by sputtering.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/007,288 USRE39143E1 (en) | 1998-03-31 | 2001-12-03 | Method for making a wafer-pair having sealed chambers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/052,645 US6036872A (en) | 1998-03-31 | 1998-03-31 | Method for making a wafer-pair having sealed chambers |
US10/007,288 USRE39143E1 (en) | 1998-03-31 | 2001-12-03 | Method for making a wafer-pair having sealed chambers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/052,645 Reissue US6036872A (en) | 1998-03-31 | 1998-03-31 | Method for making a wafer-pair having sealed chambers |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE39143E1 true USRE39143E1 (en) | 2006-06-27 |
Family
ID=21978963
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/052,645 Ceased US6036872A (en) | 1998-03-31 | 1998-03-31 | Method for making a wafer-pair having sealed chambers |
US10/007,288 Expired - Lifetime USRE39143E1 (en) | 1998-03-31 | 2001-12-03 | Method for making a wafer-pair having sealed chambers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/052,645 Ceased US6036872A (en) | 1998-03-31 | 1998-03-31 | Method for making a wafer-pair having sealed chambers |
Country Status (6)
Country | Link |
---|---|
US (2) | US6036872A (en) |
EP (1) | EP1070353B1 (en) |
JP (3) | JP4434488B2 (en) |
CA (1) | CA2326677C (en) |
DE (1) | DE69929042T2 (en) |
WO (1) | WO1999050913A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080190171A1 (en) * | 2007-02-14 | 2008-08-14 | Honeywell International Inc. | Shelled thermal structures for fluid sensing |
Families Citing this family (84)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6882030B2 (en) | 1996-10-29 | 2005-04-19 | Tru-Si Technologies, Inc. | Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate |
US6498074B2 (en) * | 1996-10-29 | 2002-12-24 | Tru-Si Technologies, Inc. | Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners |
EP2270846A3 (en) * | 1996-10-29 | 2011-12-21 | ALLVIA, Inc. | Integrated circuits and methods for their fabrication |
US6322670B2 (en) | 1996-12-31 | 2001-11-27 | Honeywell International Inc. | Flexible high performance microbolometer detector material fabricated via controlled ion beam sputter deposition process |
US6036872A (en) | 1998-03-31 | 2000-03-14 | Honeywell Inc. | Method for making a wafer-pair having sealed chambers |
US6252229B1 (en) | 1998-07-10 | 2001-06-26 | Boeing North American, Inc. | Sealed-cavity microstructure and microbolometer and associated fabrication methods |
US6236096B1 (en) | 1998-10-06 | 2001-05-22 | National Science Council Of Republic Of China | Structure of a three-electrode capacitive pressure sensor |
JP2000186931A (en) * | 1998-12-21 | 2000-07-04 | Murata Mfg Co Ltd | Small-sized electronic component and its manufacture, and via hole forming method for the small-sized electronic component |
AU2616601A (en) * | 1999-11-15 | 2001-05-30 | Amkor Technology, Inc. | Micromachine package |
US6415505B1 (en) | 1999-11-15 | 2002-07-09 | Amkor Technology, Inc. | Micromachine package fabrication method |
DE19964638B3 (en) * | 1999-12-21 | 2013-08-29 | Robert Bosch Gmbh | Sensor comprises a micromechanical structure based on silicon integrated in the sensor chamber of a base wafer and a cover made of a transparent deposition layer and a sealing layer |
US6479320B1 (en) | 2000-02-02 | 2002-11-12 | Raytheon Company | Vacuum package fabrication of microelectromechanical system devices with integrated circuit components |
US6521477B1 (en) * | 2000-02-02 | 2003-02-18 | Raytheon Company | Vacuum package fabrication of integrated circuit components |
US6690014B1 (en) | 2000-04-25 | 2004-02-10 | Raytheon Company | Microbolometer and method for forming |
US6686653B2 (en) | 2000-06-28 | 2004-02-03 | Institut National D'optique | Miniature microdevice package and process for making thereof |
CA2312646A1 (en) * | 2000-06-28 | 2001-12-28 | Institut National D'optique | Hybrid micropackaging of microdevices |
US6559447B2 (en) | 2000-12-26 | 2003-05-06 | Honeywell International Inc. | Lightweight infrared camera |
US6541772B2 (en) | 2000-12-26 | 2003-04-01 | Honeywell International Inc. | Microbolometer operating system |
US7365326B2 (en) * | 2000-12-26 | 2008-04-29 | Honeywell International Inc. | Camera having distortion correction |
JP2002192394A (en) * | 2000-12-28 | 2002-07-10 | Mitsubishi Gas Chem Co Inc | Press working method for inorganic substrate and press device therefor |
US6777681B1 (en) | 2001-04-25 | 2004-08-17 | Raytheon Company | Infrared detector with amorphous silicon detector elements, and a method of making it |
US6818464B2 (en) * | 2001-10-17 | 2004-11-16 | Hymite A/S | Double-sided etching technique for providing a semiconductor structure with through-holes, and a feed-through metalization process for sealing the through-holes |
US7343535B2 (en) * | 2002-02-06 | 2008-03-11 | Avago Technologies General Ip Dte Ltd | Embedded testing capability for integrated serializer/deserializers |
US7276798B2 (en) * | 2002-05-23 | 2007-10-02 | Honeywell International Inc. | Integral topside vacuum package |
FR2841380A1 (en) * | 2002-06-25 | 2003-12-26 | Commissariat Energie Atomique | Encapsulation of an object under a controlled atmosphere in a cavity provided with a vent that is stopped with a porous material prior to final sealing |
US6958255B2 (en) * | 2002-08-08 | 2005-10-25 | The Board Of Trustees Of The Leland Stanford Junior University | Micromachined ultrasonic transducers and method of fabrication |
US20040084308A1 (en) * | 2002-11-01 | 2004-05-06 | Cole Barrett E. | Gas sensor |
US6969204B2 (en) * | 2002-11-26 | 2005-11-29 | Hymite A/S | Optical package with an integrated lens and optical assemblies incorporating the package |
US6879035B2 (en) * | 2003-05-02 | 2005-04-12 | Athanasios J. Syllaios | Vacuum package fabrication of integrated circuit components |
US6958478B2 (en) | 2003-05-19 | 2005-10-25 | Indigo Systems Corporation | Microbolometer detector with high fill factor and transducers having enhanced thermal isolation |
EP1515364B1 (en) * | 2003-09-15 | 2016-04-13 | Nuvotronics, LLC | Device package and methods for the fabrication and testing thereof |
US20050063431A1 (en) * | 2003-09-19 | 2005-03-24 | Gallup Kendra J. | Integrated optics and electronics |
US7520679B2 (en) * | 2003-09-19 | 2009-04-21 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Optical device package with turning mirror and alignment post |
US6982437B2 (en) * | 2003-09-19 | 2006-01-03 | Agilent Technologies, Inc. | Surface emitting laser package having integrated optical element and alignment post |
US6953990B2 (en) * | 2003-09-19 | 2005-10-11 | Agilent Technologies, Inc. | Wafer-level packaging of optoelectronic devices |
US20050063648A1 (en) * | 2003-09-19 | 2005-03-24 | Wilson Robert Edward | Alignment post for optical subassemblies made with cylindrical rods, tubes, spheres, or similar features |
US7247246B2 (en) * | 2003-10-20 | 2007-07-24 | Atmel Corporation | Vertical integration of a MEMS structure with electronics in a hermetically sealed cavity |
US7005732B2 (en) * | 2003-10-21 | 2006-02-28 | Honeywell International Inc. | Methods and systems for providing MEMS devices with a top cap and upper sense plate |
US7104129B2 (en) * | 2004-02-02 | 2006-09-12 | Invensense Inc. | Vertically integrated MEMS structure with electronics in a hermetically sealed cavity |
US20050213995A1 (en) * | 2004-03-26 | 2005-09-29 | Myunghee Lee | Low power and low jitter optical receiver for fiber optic communication link |
US7681306B2 (en) * | 2004-04-28 | 2010-03-23 | Hymite A/S | Method of forming an assembly to house one or more micro components |
US7332411B2 (en) * | 2004-08-12 | 2008-02-19 | Hewlett-Packard Development Company, Lp | Systems and methods for wafer bonding by localized induction heating |
US7442570B2 (en) | 2005-03-18 | 2008-10-28 | Invensence Inc. | Method of fabrication of a AL/GE bonding in a wafer packaging environment and a product produced therefrom |
US20070034676A1 (en) * | 2005-08-11 | 2007-02-15 | Honeywell International Inc. | Electric field assisted solder bonding |
DE102005055083B4 (en) * | 2005-11-18 | 2018-10-25 | Robert Bosch Gmbh | Thermoelectric sensor and method of manufacture |
US7655909B2 (en) * | 2006-01-26 | 2010-02-02 | L-3 Communications Corporation | Infrared detector elements and methods of forming same |
US7459686B2 (en) * | 2006-01-26 | 2008-12-02 | L-3 Communications Corporation | Systems and methods for integrating focal plane arrays |
US7462831B2 (en) * | 2006-01-26 | 2008-12-09 | L-3 Communications Corporation | Systems and methods for bonding |
US7501626B2 (en) | 2006-06-02 | 2009-03-10 | Honeywell International Inc. | Micromechanical thermal sensor |
US7718965B1 (en) | 2006-08-03 | 2010-05-18 | L-3 Communications Corporation | Microbolometer infrared detector elements and methods for forming same |
US7786014B2 (en) * | 2006-09-22 | 2010-08-31 | Ipdia | Electronic device and method for making the same |
US8153980B1 (en) | 2006-11-30 | 2012-04-10 | L-3 Communications Corp. | Color correction for radiation detectors |
DE102007030284B4 (en) * | 2007-06-29 | 2009-12-31 | Schott Ag | Process for packaging semiconductor devices and intermediate product produced by the process |
US7750301B1 (en) | 2007-10-02 | 2010-07-06 | Flir Systems, Inc. | Microbolometer optical cavity tuning and calibration systems and methods |
US20090114822A1 (en) * | 2007-11-06 | 2009-05-07 | Honeywell International Inc. | Terahertz dispersive spectrometer system |
US8981296B2 (en) | 2007-11-06 | 2015-03-17 | Honeywell International Inc. | Terahertz dispersive spectrometer system |
EP2244968A2 (en) * | 2008-01-21 | 2010-11-03 | Nxp B.V. | Clean and hermetic sealing of a package cavity |
US7898498B2 (en) * | 2008-03-20 | 2011-03-01 | Honeywell International Inc. | Transducer for high-frequency antenna coupling and related apparatus and method |
US8451176B2 (en) * | 2009-06-11 | 2013-05-28 | Honeywell International Inc. | Method for achieving intrinsic safety compliance in wireless devices using isolated overlapping grounds and related apparatus |
US9097524B2 (en) | 2009-09-11 | 2015-08-04 | Invensense, Inc. | MEMS device with improved spring system |
US8534127B2 (en) | 2009-09-11 | 2013-09-17 | Invensense, Inc. | Extension-mode angular velocity sensor |
US9658111B2 (en) | 2009-10-09 | 2017-05-23 | Flir Systems, Inc. | Microbolometer contact systems and methods |
US8729474B1 (en) | 2009-10-09 | 2014-05-20 | Flir Systems, Inc. | Microbolometer contact systems and methods |
TWI511243B (en) * | 2009-12-31 | 2015-12-01 | Xintec Inc | Chip package and fabrication method thereof |
TWI502708B (en) * | 2010-03-23 | 2015-10-01 | Xintec Inc | Chip package |
US8567246B2 (en) | 2010-10-12 | 2013-10-29 | Invensense, Inc. | Integrated MEMS device and method of use |
US8765514B1 (en) | 2010-11-12 | 2014-07-01 | L-3 Communications Corp. | Transitioned film growth for conductive semiconductor materials |
US8608894B2 (en) * | 2010-11-23 | 2013-12-17 | Raytheon Company | Wafer level packaged focal plane array |
US8947081B2 (en) | 2011-01-11 | 2015-02-03 | Invensense, Inc. | Micromachined resonant magnetic field sensors |
US8860409B2 (en) | 2011-01-11 | 2014-10-14 | Invensense, Inc. | Micromachined resonant magnetic field sensors |
US9664750B2 (en) | 2011-01-11 | 2017-05-30 | Invensense, Inc. | In-plane sensing Lorentz force magnetometer |
EP2769407B1 (en) | 2011-10-21 | 2017-05-10 | Santa Barbara Infrared Inc. | Techniques for tiling arrays of pixel elements |
US9748214B2 (en) | 2011-10-21 | 2017-08-29 | Santa Barbara Infrared, Inc. | Techniques for tiling arrays of pixel elements and fabricating hybridized tiles |
KR101268609B1 (en) | 2012-02-24 | 2013-05-29 | 홍익대학교 산학협력단 | Fabrication methods of bismuth telluride-based thermoelectric thin films using co-evaporation of alloy composition source and tellurium source and thermoelectric thin films produced using the same method |
US8846416B1 (en) | 2013-03-13 | 2014-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming biochips and biochips with non-organic landings for improved thermal budget |
US9470593B2 (en) | 2013-09-12 | 2016-10-18 | Honeywell International Inc. | Media isolated pressure sensor |
US9481572B2 (en) * | 2014-07-17 | 2016-11-01 | Texas Instruments Incorporated | Optical electronic device and method of fabrication |
EP3257074A1 (en) | 2015-02-11 | 2017-12-20 | InvenSense, Inc. | 3D INTEGRATION USING Al-Ge EUTECTIC BOND INTERCONNECT |
US10192850B1 (en) | 2016-09-19 | 2019-01-29 | Sitime Corporation | Bonding process with inhibited oxide formation |
US10319654B1 (en) | 2017-12-01 | 2019-06-11 | Cubic Corporation | Integrated chip scale packages |
US10636777B2 (en) | 2017-12-22 | 2020-04-28 | Ams Sensors Uk Limited | Infra-red device |
CN108117034B (en) * | 2017-12-29 | 2023-12-26 | 杭州士兰集成电路有限公司 | MEMS component and manufacturing method thereof |
US11025033B2 (en) | 2019-05-21 | 2021-06-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bump bonding structure to mitigate space contamination for III-V dies and CMOS dies |
CN116854467A (en) * | 2023-07-12 | 2023-10-10 | 江西兆驰半导体有限公司 | Raw ceramic composite material and preparation method for preparing wafer carrying arm by using raw ceramic composite material |
Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3577037A (en) | 1968-07-05 | 1971-05-04 | Ibm | Diffused electrical connector apparatus and method of making same |
US3973146A (en) | 1974-03-18 | 1976-08-03 | North American Philips Corporation | Signal detector comprising field effect transistors |
US4122479A (en) | 1975-01-31 | 1978-10-24 | Hitachi, Ltd. | Optoelectronic device having control circuit for light emitting element and circuit for light receiving element integrated in a semiconductor body |
US4369458A (en) | 1980-07-01 | 1983-01-18 | Westinghouse Electric Corp. | Self-aligned, flip-chip focal plane array configuration |
US4400870A (en) | 1980-10-06 | 1983-08-30 | Texas Instruments Incorporated | Method of hermetically encapsulating a semiconductor device by laser irradiation |
GB2121598A (en) | 1982-04-27 | 1983-12-21 | Marconi Co Ltd | Sealing optoelectronic packages |
US4555720A (en) | 1982-03-03 | 1985-11-26 | U.S. Philips Corporation | Infra-red radiation detectors and their manufacture |
US4582210A (en) | 1983-07-05 | 1986-04-15 | Futaba Denshi Kogyo K.K. | Casing for display device |
US4701424A (en) * | 1986-10-30 | 1987-10-20 | Ford Motor Company | Hermetic sealing of silicon |
US4766316A (en) | 1985-08-07 | 1988-08-23 | Honeywell Inc. | Disc detector assembly having vacuum chamber |
US4784970A (en) | 1987-11-18 | 1988-11-15 | Grumman Aerospace Corporation | Process for making a double wafer moated signal processor |
US4821997A (en) | 1986-09-24 | 1989-04-18 | The Board Of Trustees Of The Leland Stanford Junior University | Integrated, microminiature electric-to-fluidic valve and pressure/flow regulator |
US4833102A (en) | 1987-03-17 | 1989-05-23 | National Semiconductor Corporation | Process of making a ceramic lid for use in a hermetic seal package |
US4897508A (en) | 1988-02-10 | 1990-01-30 | Olin Corporation | Metal electronic package |
US5006711A (en) | 1988-10-05 | 1991-04-09 | Fujitsu Limited | Multielement infrared detector for thermal imaging |
US5021663A (en) | 1988-08-12 | 1991-06-04 | Texas Instruments Incorporated | Infrared detector |
EP0453372A1 (en) | 1990-04-18 | 1991-10-23 | Terumo Kabushiki Kaisha | Infrared ray sensor |
US5220838A (en) | 1991-03-28 | 1993-06-22 | The Foxboro Company | Overpressure-protected, differential pressure sensor and method of making the same |
US5264693A (en) | 1992-07-01 | 1993-11-23 | The United States Of America As Represented By The Secretary Of The Navy | Microelectronic photomultiplier device with integrated circuitry |
US5318666A (en) | 1993-04-19 | 1994-06-07 | Texas Instruments Incorporated | Method for via formation and type conversion in group II and group VI materials |
US5366587A (en) * | 1991-05-24 | 1994-11-22 | Sumitomo Electric Industries, Ltd. | Process for fabricating micromachines |
US5397897A (en) | 1992-04-17 | 1995-03-14 | Terumo Kabushiki Kaisha | Infrared sensor and method for production thereof |
US5420419A (en) * | 1992-06-19 | 1995-05-30 | Honeywell Inc. | Camera for producing video output signal, infrared focal plane array package for such camera, and method and apparatus for generating video signals from passive focal plane array of elements on a semiconductor substrate |
US5528452A (en) * | 1994-11-22 | 1996-06-18 | Case Western Reserve University | Capacitive absolute pressure sensor |
EP0736972A1 (en) | 1995-04-03 | 1996-10-09 | Motorola, Inc. | Plastic encapsulated saw device and method |
US5729019A (en) | 1995-12-29 | 1998-03-17 | Honeywell Inc. | Split field-of-view uncooled infrared sensor |
US5736430A (en) * | 1995-06-07 | 1998-04-07 | Ssi Technologies, Inc. | Transducer having a silicon diaphragm and method for forming same |
US5851631A (en) * | 1995-12-08 | 1998-12-22 | Raytheon Company | Composite infrared windows using silicon and plastic |
US5865417A (en) | 1996-09-27 | 1999-02-02 | Redwood Microsystems, Inc. | Integrated electrically operable normally closed valve |
US5895233A (en) | 1993-12-13 | 1999-04-20 | Honeywell Inc. | Integrated silicon vacuum micropackage for infrared devices |
US6036872A (en) | 1998-03-31 | 2000-03-14 | Honeywell Inc. | Method for making a wafer-pair having sealed chambers |
US6359333B1 (en) * | 1998-03-31 | 2002-03-19 | Honeywell International Inc. | Wafer-pair having deposited layer sealed chambers |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5921171B2 (en) * | 1975-09-05 | 1984-05-18 | 松下電器産業株式会社 | How to seal semiconductor devices |
JPH05157622A (en) * | 1991-12-02 | 1993-06-25 | Murata Mfg Co Ltd | Thermal infrared sensor |
JP2729005B2 (en) * | 1992-04-01 | 1998-03-18 | 三菱電機株式会社 | Semiconductor pressure sensor and method of manufacturing the same |
DE4234238A1 (en) * | 1992-10-10 | 1994-04-14 | Bosch Gmbh Robert | Acceleration sensor with seismic mass and bending section - embedded in evacuated cavity inside layers of silicon so that movement varies capacitance |
JPH06249708A (en) * | 1993-02-23 | 1994-09-09 | Nissan Motor Co Ltd | Infrared sensor and manufacture thereof |
JP3593712B2 (en) * | 1994-03-17 | 2004-11-24 | 日産自動車株式会社 | Semiconductor device and manufacturing method thereof |
-
1998
- 1998-03-31 US US09/052,645 patent/US6036872A/en not_active Ceased
-
1999
- 1999-03-30 EP EP99914273A patent/EP1070353B1/en not_active Expired - Lifetime
- 1999-03-30 JP JP2000541738A patent/JP4434488B2/en not_active Expired - Lifetime
- 1999-03-30 CA CA002326677A patent/CA2326677C/en not_active Expired - Lifetime
- 1999-03-30 WO PCT/US1999/006890 patent/WO1999050913A1/en active IP Right Grant
- 1999-03-30 DE DE69929042T patent/DE69929042T2/en not_active Expired - Lifetime
-
2001
- 2001-12-03 US US10/007,288 patent/USRE39143E1/en not_active Expired - Lifetime
-
2009
- 2009-11-05 JP JP2009254107A patent/JP2010080967A/en not_active Withdrawn
-
2014
- 2014-03-11 JP JP2014047559A patent/JP5775617B2/en not_active Expired - Lifetime
Patent Citations (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3577037A (en) | 1968-07-05 | 1971-05-04 | Ibm | Diffused electrical connector apparatus and method of making same |
US3973146A (en) | 1974-03-18 | 1976-08-03 | North American Philips Corporation | Signal detector comprising field effect transistors |
US4122479A (en) | 1975-01-31 | 1978-10-24 | Hitachi, Ltd. | Optoelectronic device having control circuit for light emitting element and circuit for light receiving element integrated in a semiconductor body |
US4369458A (en) | 1980-07-01 | 1983-01-18 | Westinghouse Electric Corp. | Self-aligned, flip-chip focal plane array configuration |
US4400870A (en) | 1980-10-06 | 1983-08-30 | Texas Instruments Incorporated | Method of hermetically encapsulating a semiconductor device by laser irradiation |
US4555720A (en) | 1982-03-03 | 1985-11-26 | U.S. Philips Corporation | Infra-red radiation detectors and their manufacture |
GB2121598A (en) | 1982-04-27 | 1983-12-21 | Marconi Co Ltd | Sealing optoelectronic packages |
US4582210A (en) | 1983-07-05 | 1986-04-15 | Futaba Denshi Kogyo K.K. | Casing for display device |
US4766316A (en) | 1985-08-07 | 1988-08-23 | Honeywell Inc. | Disc detector assembly having vacuum chamber |
US4821997A (en) | 1986-09-24 | 1989-04-18 | The Board Of Trustees Of The Leland Stanford Junior University | Integrated, microminiature electric-to-fluidic valve and pressure/flow regulator |
US4701424A (en) * | 1986-10-30 | 1987-10-20 | Ford Motor Company | Hermetic sealing of silicon |
US4833102A (en) | 1987-03-17 | 1989-05-23 | National Semiconductor Corporation | Process of making a ceramic lid for use in a hermetic seal package |
US4784970A (en) | 1987-11-18 | 1988-11-15 | Grumman Aerospace Corporation | Process for making a double wafer moated signal processor |
US4897508A (en) | 1988-02-10 | 1990-01-30 | Olin Corporation | Metal electronic package |
US5021663A (en) | 1988-08-12 | 1991-06-04 | Texas Instruments Incorporated | Infrared detector |
US5021663B1 (en) | 1988-08-12 | 1997-07-01 | Texas Instruments Inc | Infrared detector |
US5006711A (en) | 1988-10-05 | 1991-04-09 | Fujitsu Limited | Multielement infrared detector for thermal imaging |
EP0453372A1 (en) | 1990-04-18 | 1991-10-23 | Terumo Kabushiki Kaisha | Infrared ray sensor |
US5220838A (en) | 1991-03-28 | 1993-06-22 | The Foxboro Company | Overpressure-protected, differential pressure sensor and method of making the same |
US5366587A (en) * | 1991-05-24 | 1994-11-22 | Sumitomo Electric Industries, Ltd. | Process for fabricating micromachines |
US5397897A (en) | 1992-04-17 | 1995-03-14 | Terumo Kabushiki Kaisha | Infrared sensor and method for production thereof |
US5521123A (en) | 1992-04-17 | 1996-05-28 | Terumo Kabushiki Kaisha | Infrared sensor and method for production thereof |
US5420419A (en) * | 1992-06-19 | 1995-05-30 | Honeywell Inc. | Camera for producing video output signal, infrared focal plane array package for such camera, and method and apparatus for generating video signals from passive focal plane array of elements on a semiconductor substrate |
US5264693A (en) | 1992-07-01 | 1993-11-23 | The United States Of America As Represented By The Secretary Of The Navy | Microelectronic photomultiplier device with integrated circuitry |
US5318666A (en) | 1993-04-19 | 1994-06-07 | Texas Instruments Incorporated | Method for via formation and type conversion in group II and group VI materials |
US5895233A (en) | 1993-12-13 | 1999-04-20 | Honeywell Inc. | Integrated silicon vacuum micropackage for infrared devices |
US5585311A (en) * | 1994-11-22 | 1996-12-17 | Case Western Reserve University | Capacitive absolute pressure sensor and method |
US5528452A (en) * | 1994-11-22 | 1996-06-18 | Case Western Reserve University | Capacitive absolute pressure sensor |
EP0736972A1 (en) | 1995-04-03 | 1996-10-09 | Motorola, Inc. | Plastic encapsulated saw device and method |
US5736430A (en) * | 1995-06-07 | 1998-04-07 | Ssi Technologies, Inc. | Transducer having a silicon diaphragm and method for forming same |
US5851631A (en) * | 1995-12-08 | 1998-12-22 | Raytheon Company | Composite infrared windows using silicon and plastic |
US5729019A (en) | 1995-12-29 | 1998-03-17 | Honeywell Inc. | Split field-of-view uncooled infrared sensor |
US5865417A (en) | 1996-09-27 | 1999-02-02 | Redwood Microsystems, Inc. | Integrated electrically operable normally closed valve |
US6036872A (en) | 1998-03-31 | 2000-03-14 | Honeywell Inc. | Method for making a wafer-pair having sealed chambers |
US6359333B1 (en) * | 1998-03-31 | 2002-03-19 | Honeywell International Inc. | Wafer-pair having deposited layer sealed chambers |
Non-Patent Citations (12)
Title |
---|
Barth, Philip W., "Silicon Fusion Bonding for Fabrication of Sensors, Actuators and Microstructures", Sensors and Actuators, A21-A23, (1990) pp. 919-926. |
Bauer D. et al., "Design and Fabrication of a Thermal Infrared Emitter", Sensors and Actuators A., vol. 55, No. 1, Jul. 15, 1996, pp. 57-63. |
Cabuz, C., et al., "Fabrication and packaging of a resonant infrared sensor integrated in silicon", Sensors and Actuators A, 43, May 1994, pp. 92-99. |
Henmi, H., et al., "Vacuum packaging for microsensors by glass-silicon anodic bonding", Sensors and Actuators A, 43, May 1994, pp. 243-248. |
Huang et al., "n-p-n Silicon Lateral Phototransistors for Hybrid Integrated Optical Circuits", IEEE vol. ED-33. No. 4, Apr. 1986, pp. 433-441. |
Kniffen M.L. et al., "Packaging for Silicon Micromachined Accerlerometers", International Journal of Microcircuits and Electronic Packaging, vol. 19,, No. 1, Jan. 1, 1996, pp. 75-86. |
Ko, Wen Hsiung, et al., "Development of a Miniature Pressure Transducer for Biomedical Applications", IEE Transactions on Electron Devices, vol. ED-26, No. 12, Dec. 1979, pp. 1896-1905. |
Mori T. et al., "Vacuum-encapsulated Thermistor bolometer Type Miniature Infrared Sensor". Proceeding of the Workshop on Micro Electro Mehanica Systems (MEM, IOSO, Jan. 25-28, 1994, No. Workshop 7, Jan. 25, 1994, pp. 257-262, Institute of Electrical and Electronics Engineers. |
Reichl H., "Packaging and Interconnection of Sensors", Sensors and Actuators A, 25 27 (1991), pp. 63-71. |
Senturia Stephen D., et al., "Microsensor Packaging and System Partitioning", Sensors and Actuators, 15 (1988), pp. 221-234. |
Tilmans, Harrie A.C., et al., "Micro resonant force gauges", Sensors and Actuator A. 30 (1992) pp. 35-53. |
Wolffenbuttel R.F., et al., "Low-temperature silicon wafer-to-wafer bonding using gold at eutectic temperature", Sensors and Actuators A, 43, May 1994, pp. 223-229. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080190171A1 (en) * | 2007-02-14 | 2008-08-14 | Honeywell International Inc. | Shelled thermal structures for fluid sensing |
US7703313B2 (en) * | 2007-02-14 | 2010-04-27 | Honeywell International Inc. | Conformal film micro-channels for a fluidic micro analyzer |
Also Published As
Publication number | Publication date |
---|---|
JP5775617B2 (en) | 2015-09-09 |
EP1070353B1 (en) | 2005-12-21 |
JP2010080967A (en) | 2010-04-08 |
US6036872A (en) | 2000-03-14 |
CA2326677A1 (en) | 1999-10-07 |
DE69929042T2 (en) | 2006-08-03 |
JP2002510865A (en) | 2002-04-09 |
JP2014179608A (en) | 2014-09-25 |
EP1070353A1 (en) | 2001-01-24 |
JP4434488B2 (en) | 2010-03-17 |
DE69929042D1 (en) | 2006-01-26 |
CA2326677C (en) | 2008-06-10 |
WO1999050913A1 (en) | 1999-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE39143E1 (en) | Method for making a wafer-pair having sealed chambers | |
US6359333B1 (en) | Wafer-pair having deposited layer sealed chambers | |
US10002896B2 (en) | Housing for an infrared radiation micro device and method for fabricating such housing | |
CA2179052C (en) | Integrated silicon vacuum micropackage for infrared devices | |
JP2003106895A (en) | Thermal infrared detecting element and method of manufacturing the same | |
US20080277672A1 (en) | Lid structure for microdevice and method of manufacture | |
CN106441595B (en) | Infrared detector array class encapsulation structure and its manufacturing method | |
WO2016086716A1 (en) | Packaging method and semiconductor device | |
US6897469B2 (en) | Sub-wavelength structures for reduction of reflective properties | |
JP2001326367A (en) | Sensor and method for manufacturing the same | |
US20160273968A1 (en) | Sealed Infrared Imagers and Sensors | |
US9029773B2 (en) | Sealed infrared imagers | |
US6796866B2 (en) | Silicon micromachined broad band light source | |
Cole et al. | Integrated vacuum packaging for low-cost lightweight uncooled microbolometer arrays | |
JPH05283757A (en) | Photoelectric conversion element | |
JP2000146683A (en) | Infrared ray transmitting window and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |