USRE38072E1 - Fabrication method for AlGaInNPAsSb based devices - Google Patents

Fabrication method for AlGaInNPAsSb based devices Download PDF

Info

Publication number
USRE38072E1
USRE38072E1 US09/924,504 US92450401A USRE38072E US RE38072 E1 USRE38072 E1 US RE38072E1 US 92450401 A US92450401 A US 92450401A US RE38072 E USRE38072 E US RE38072E
Authority
US
United States
Prior art keywords
semiconductor
nitrogen
layer
layers
semiconductor layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/924,504
Inventor
Masahiko Kondo
Kazuhisa Uomi
Hitoshi Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to US09/924,504 priority Critical patent/USRE38072E1/en
Application granted granted Critical
Publication of USRE38072E1 publication Critical patent/USRE38072E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26—Materials of the light emitting region
    • H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y20/00—Nanooptics, e.g. quantum optics or photonic crystals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02387—Group 13/15 materials
    • H01L21/02392—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02461—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H01L21/02507—Alternating layers, e.g. superlattice
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/1446—Devices controlled by radiation in a repetitive configuration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
    • H01L31/0264—Inorganic materials
    • H01L31/0304—Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L31/03046—Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP
    • H01L31/03048—Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP comprising a nitride compounds, e.g. InGaN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
    • H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
    • H01L31/107—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier working in avalanche mode, e.g. avalanche photodiodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/12—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto
    • H01L31/125—Composite devices with photosensitive elements and electroluminescent elements within one single body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005—Processes
    • H01L33/0062—Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/0206—Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/021—Silicon based substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/323—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
    • H01S5/3235—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength longer than 1000 nm, e.g. InP-based 1300 nm and 1500 nm lasers
    • H01S5/32358—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength longer than 1000 nm, e.g. InP-based 1300 nm and 1500 nm lasers containing very small amounts, usually less than 1%, of an additional III or V compound to decrease the bandgap strongly in a non-linear way by the bowing effect
    • H01S5/32366—(In)GaAs with small amount of N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/323—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
    • H01S5/3235—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength longer than 1000 nm, e.g. InP-based 1300 nm and 1500 nm lasers
    • H01S5/32358—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength longer than 1000 nm, e.g. InP-based 1300 nm and 1500 nm lasers containing very small amounts, usually less than 1%, of an additional III or V compound to decrease the bandgap strongly in a non-linear way by the bowing effect
    • H01S5/32375—In(As)N with small amount of P, or In(As)P with small amount of N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
    • H01S5/343—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
    • H01S5/3434—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser with a well layer comprising at least both As and P as V-compounds
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/544—Solar cells from Group III-V materials

Definitions

  • the semiconductor technology has advanced centering around silicon.
  • the scale of integration has increased from transistor devices to IC (integrated circuit) and VLSI (very large scale integrated circuit), and the increase in scale of integration is expected to continue in the future.
  • IC integrated circuit
  • VLSI very large scale integrated circuit
  • With an increase in scale of integration it is feared that corresponding increases in the operation speed is limited by the delay of electric signal through wiring.
  • optical interconnections are drawing attention, and the monolithic integration of silicon based electronic devices with III-V compound semiconductor optical devices is considered the important basic technique whereby to realize optical interconnections.
  • III-V compound semiconductor optical devices For use in forming the III-V compound semiconductor optical devices on a Si substrate, the following two methods are being studied. One is the so-called super-heteroepitaxial method for epitaxially growing a III-V compound semiconductor, such as GaAs or InP, which differs in lattice constant from Si, on a Si substrate, and forming an optical semiconductor of an AlGaAs, InGaAs or other system formed on top of the grown III-V compound semiconductor.
  • An example of this method is disclosed in “Gallium arsenide and other compound semiconductors on silicon” by S. F. Fang, K. Adomi, S. Iyer, H. Morkoc, and H. Zabel in J. Appl. Phys. 68(7), Oct. 1, 1990.
  • the other is a direct bonding method in which optical semiconductors are first grown on a GaAs or InP substrate and then bonded to a Si substrate, and then the GaAs or InP substrate is removed.
  • Such direct bonding method is disclosed in “Semiconductor lasers on Si substrates using the technology of bonding by atomic rearrangement” by Y. H. Lo et al., Appl. Phys. lett. Vol. 62, pp 1038-1040, 1993.
  • the lattice constant of the materials constituting the optical semiconductor device differs greatly (more than 4%) from that of the Si substrate, so that there is a problem that a misfit dislocation occurs in the crystal near the interface between the Si substrate and the III-V compound semiconductor.
  • Another problem is that due to the difference in thermal expansion coefficient between the Si substrate and the III-V compound semiconductor, the dislocations, which have been generated in the cooling process after a heating process in the epitaxial growth or the bonding, move and increase. As a result, there are problems regarding the characteristics and the device lifetime of the optical semiconductor device produced. Therefore, the monolithic integration of silicon based electronic devices with the III-V compound semiconductor optical devices has not been put into practical application.
  • An object of the present invention is to provide a semiconductor device of a multi-layer structure free of misfit dislocations, fabricated from a nitrogen-containing alloy semiconductor and also provide a method for manufacturing this semiconductor device.
  • Another object of the present invention is to provide an optical semiconductor device which can be manufactured by growing a III-V alloy semiconductor on a Si substrate.
  • a further object of the present invention is to monolithically integrate silicon based electronic devices and optical semiconductor devices fabricated of III-V alloy semiconductors on the substrate.
  • a semiconductor device includes a plurality of semiconductor layers.
  • the plurality of semiconductor layers include at least a layer of N-containing alloy semiconductor of Al a Ga b In 1-a-b N x P y As z Sb 1-x-y-z (0 ⁇ a ⁇ 1, 0 ⁇ b ⁇ 1, 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 1).
  • each semiconductor layer has the value of lattice strain thereof set at less than the critical strain at which misfit dislocations are generated at the interface between this semiconductor layer and a semiconductor layer adjacent thereto.
  • Al, Ga, In, N, P, and As are prepared as materials for semiconductor devices, and a plurality of semiconductor layers including a layer of the N-containing alloy semiconductor Al a Ga b In 1-a-b N x P y As z Sb 1-x-y-z (0 ⁇ a ⁇ 1, 0 ⁇ b ⁇ 1, 0 ⁇ x1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 1) are grown epitaxially using nitrogen radical as nitrogen material in a vacuum of substantially 10 ⁇ 2 Torr or higher vacuum.
  • FIGS. 1A and 1B are enlarged schematic sectional views of an embodiment of an optical semiconductor apparatus formed by monolithic integration of group III-V optical semiconductor devices and Si based electronic devices;
  • FIG. 2 is a table of materials for a multi-layer film mirror applicable in the optical semiconductor apparatus in the present invention
  • FIG. 3 is a diagram showing the relation between the lattice mismatch and the critical thickness of the semiconductor layer
  • FIG. 4 is a diagram showing the relation between the lattice mismatch and the band gap between GaNAs, GaNP, AlNAs, AlNP and GaPAs, and the Si substrate;
  • FIG. 5 is a diagram showing the relation between the lattice constant and temperature for Si and GaNP;
  • FIGS. 6A and 6B are enlarged schematic sectional views of another embodiment of the optical semiconductor apparatus formed by monolithic integration of group III-V optical semiconductor devices and Si based electronic devices according to the present invention
  • FIG. 7 is an enlarged schematic sectional view of the surface emitting laser diode according to the present invention.
  • FIG. 8 is an enlarged schematic sectional view of an embodiment of the avalanche photodiode according to the present invention.
  • FIG. 9 is an enlarged schematic sectional view of another embodiment of the surface emitting diode according to the present invention.
  • FIG. 10 is an enlarged schematic sectional view of an embodiment of a light emitting diode according to the present invention.
  • the optical semiconductor device is manufactured such that the lattice strain of each semiconductor layer as a material for the optical semiconductor device is kept lower than the critical strain which causes a misfit dislocation, in the whole temperature range of the manufacturing process.
  • the critical thickness When the total thickness of the strained layers exceeds the critical thickness, it is necessary to compensate the stress and use an N-containing alloy semiconductor of AlGaInNPAsSb to form the layer having tensile strain.
  • the strained layer of AlGaInNPAsSb should preferably have a thickness of 2 nm or more, and the lattice mismatch should be less than ⁇ 4% in relation to the critical thickness.
  • the range of the alloy composition x 0.02 ⁇ x ⁇ 0.36 is recommended.
  • a strained layer of a direct transition type N-containing alloy semiconductor of AlGaInNPasSb is used for the active layer.
  • the stress is offset by depositing a layer having a tensile strain on top of a layer having a compressive strain or depositing a layer having a compressive strain on top of a layer having a tensile strain.
  • a guide layer made of Al(a)Ga(1 ⁇ a)N(x)P(1 ⁇ x) (0 ⁇ a ⁇ 1, 0 ⁇ x ⁇ 1), Si adjacent to the active layer.
  • the Si can be used as the material for the clad layer or guide layer.
  • a laser diode is of a surface emitting type, as shown in FIG. 2, GaP, AlP, GaNP, AlNP, Si or a II-VI semiconductor such as ZnS is used as the material for a high-quality multi-layer film mirror.
  • a light detector is a photodiode (PD)
  • PD photodiode
  • an N-containing alloy semiconductor of AlGaInNPAsSb should be used as the material for the light absorbing layer.
  • the photodiode is an avalanche photodiode
  • a Si material having a large difference in ionization coefficient between electrons and holes can be used for the multiplication layer.
  • an N-containing alloy semiconductor of AlGaInNPAsSb with a narrow band gap of 0.5 eV or less or with a nature of a semimetal is used for the electrode contact layer, a good quality ohmic electrode can be formed.
  • the electrode contact layer of N-containing alloy semiconductor is used widely not only in optical devices but also in electronic devices.
  • silicon is also used regardless of whether it is monocrystal or polycrystal.
  • the wavelength of light used with the optical semiconductor device is transparent to Si, the Si electrode functions as a transparent electrode.
  • the N-containing alloy semiconductor of AlGaInNPAsSb can be grown epitaxially to obtain a good-quality crystal without occurrence of misfit dislocations, by using nitrogen radical as the material for N content in a greater vacuum than 10 ⁇ 2 Torr.
  • nitrogen radical as the material for N content in a greater vacuum than 10 ⁇ 2 Torr.
  • C or Be is used as the p-type impurity and Si or Sn is used as the n-type impurity.
  • an optical circuit can be formed using Si and can be formed in an Si substrate, too.
  • the optical circuit can be fabricated in a layer structure, and when a signal is transmitted to multiple points like a clock signal, a light waveguide need not be formed in the layer structure.
  • FIG. 3 shows the relation between critical thickness and lattice mismatch calculated according to Matthews' theory. From FIG. 3, it is understood that the critical thickness is 10 nm for a layer with 1% lattice mismatch and 2 nm for a layer with 4% lattice mismatch.
  • the critical thickness is 10 nm for a layer with 1% lattice mismatch and 2 nm for a layer with 4% lattice mismatch.
  • GaAs has a lattice mismatch of about 4% to Si and the critical thickness for GaAs is 2 nm, so that GaAs cannot be grown to a thickness of larger than 2 nm without generating dislocations.
  • the critical thickness is 4 nm.
  • the strained layers are to be grown to a total thickness larger than the critical thickness, it is necessary to control the total strain so as to be less than the critical strain through stress compensation by depositing a layer having a compressive strain on top of a layer having a tensile strain to have the compressive strain and the tensile strain offset each other.
  • the conventional alloy semiconductors made of group III elements of Al, Ga or In, and group V elements of P, As or Sb, having the lattice constant greater than that of Si cannot be used to form layers having tensile strain.
  • the N-containing alloy semiconductors of AlGaInNPAsSb the manufacture of which has recently become possible, by selecting an alloy composition, they can be made to have lattice constant smaller than that of Si; and if an N-containing alloy semiconductor is used as a layer having tensile strain on a layer having compressive strain, the stress compensation can be achieved.
  • a superlattice layer in which the stress has been compensated to reduce the total strain to zero and is substantially lattice-matched to the Si substrate, offers no chances of misfit dislocations.
  • FIG. 4 shows the relation between the lattice mismatch of GaNAs, GaNP, AlNAs, AlNP and GaPAs to the Si substrates and the band gap.
  • a superlattice layer is formed by alternately depositing GaP 0.25 As 0.75 layers each with a +3% lattice mismatch at 1 nm thickness and AlN 0.05 P 0.95 layers each with a ⁇ 0.6% lattice mismatch at 5 nm thickness, the total strain is reduced to 0 and the band gap becomes substantially 2.0 eV.
  • the band gap can be designed freely to have a band gap from 2 to 0 eV with the total strain kept to 0 by selecting the kinds of semiconductors to form a superlattice layer.
  • Si is used for the substrate crystal, but a superlattice layer with the total strain reduced to 0 by stress compensation can be produced by using a GaP or AlP substrate crystal with a lattice constant substantially equal to that of Si.
  • the above-mentioned layer with a thickness of 0.1 ⁇ m or more may be a layer of a single composition or a superlattice layer with the total strain reduced to 0 by stress compensation as mentioned above.
  • an opto-electronic integrated circuit was formed by integrating 10,000 Si-based electronic devices such as MOS-FETs (metal-oxide-semiconductor field-effect transistors), 100 surface emitting diodes of III-V alloy semiconductors, and 100 PIN photodiodes of III-V alloy semiconductors on the same Si substrate.
  • FIGS. 1A and 1B are sectional views of the structure of the OEIC.
  • FIG. 1A shows a surface emitting laser diode LD integrated with a MOS-FET and
  • FIG. 1B shows a PIN photodiode integrated with a MOS-FET and a resistor.
  • the electric circuit is formed on the surface of a Si substrate 11 , and optical circuits 12 , 13 and 14 are formed in the Si substrate 11 , so that the electric circuit and the optical circuits are spatially separated.
  • the spatial separation of the electric and optical circuits enables electric and optical circuits to be installed independently, thus offering a great number of degrees of freedom in circuit configuration.
  • the light waveguide need not be formed in the surface of the core layer. In this embodiment, only one core layer is formed, but it is possible to form more than one core layer, and configure the optical circuits freely.
  • ions are implanted into the Si substrate in which a light waveguide has been formed.
  • boron ions are implanted to form a p-type region of high resistivity for isolation purposes.
  • Phosphorus ions are implanted to form a contact layer of an n-type group III-V optical semiconductor device, source and drain electrodes of the MOS-FET, a resistor and so on are formed.
  • 16 denotes an n-type semiconductor multi-layer film mirror (n ⁇ 1 ⁇ 10 18 cm ⁇ 3 )
  • 18 denotes a non-doped active layer
  • the thicknesses of the clad layers 17 and 19 were both made 3 ⁇ 8 of the wavelength in the semiconductor so that the distance between mirrors 16 and 20 is 1 wavelength.
  • the semiconductor multi-layer film mirrors 16 , 20 are each formed by alternately depositing high-refractive-index GaN 0.03 P 0.97 layers each 1 ⁇ 4 wavelength thick in the semiconductor and low-refractive-index AlN 0.04 P 0.96 layers each 1 ⁇ 4 wavelength thick in the semiconductor.
  • the mirror layers 16 , 20 were formed by repeating layer deposition 20 times.
  • the mirror layers 16 , 20 are formed by alternately depositing layers of high and low refractive indexes and, to this end, for example, the materials given in FIG. 2 may be used.
  • the PIN photodiode PD is 5 ⁇ m in diameter. In FIG.
  • the layers constituting the surface emitting diode LD and the PIN photodiode PD were formed by growing crystals in a high vacuum of 1 ⁇ 10 ⁇ 6 Torr continuously in a gas source molecular beam epitaxial system.
  • Si layers a polysilicon was used as the material, and Sb was used to provide an n-type dopant.
  • metal elements were used as group III materials, and phosphine and arsine were used as the materials for P and As, and as nitrogen material, nitrogen radical was obtained by activating nitrogen molecules by radio frequency plasma.
  • Si and C neopentane
  • the growth temperature was 500° C., and the stress compensated superlattice layers and the single-composition layers were designed to be all lattice matched to the Si substrate at 300° C. Therefore, the lattice mismatch with Si can be maintained to be less than 0.1% for the entire temperature range of the manufacturing process.
  • the Si wafer on which the group III-V optical semiconductor devices have been formed are coated with an SiO 2 oxide film for use under the gate electrode of the MOS-FET and also for protection of the surfaces of the group III-V optical semiconductor devices LD and PD. Then, the thus formed optical semiconductor devices and electronic devices are provided with metal interconnection circuits by multi-layer wiring using Al and SiO 2 .
  • grooves 26 and 27 are cut, which is tilted 45° to the surface of the Si substrate, by a halogen-applied reactive ion beam, by which step the OEIC is completed.
  • the grooves can be made in an easier direction of work whether from the top or bottom side of the substrate.
  • a voltage V IN is applied to the gate electrode of the MOS-FET for driving the laser diode LD
  • a current is conducted into the surface emitting laser diode LD, and the laser diode LD oscillates.
  • the laser beam is radiated into the substrate, then totally reflected by the 45° inclined mirror M 1 , and guided to the light waveguide 13 .
  • the guided laser beam is totally reflected again by the other mirror M 2 and guided to the photodiode PD.
  • the detected laser beam is converted by the photodiode PD into a current, and this current is converted by the resistor into a voltage, and this voltage is amplified by the MOS-FET, and finally a voltage V out is output to the source electrode.
  • FIGS. 6A and 6B are sectional views of the structure of another embodiment of the OEIC to which the present invention is applied.
  • FIG. 6A shows a photoemitter portion having a Si MOS-FET and a surface emitting laser diode LD integrated on a Si crystal substrate 30
  • FIG. 6B shows a photodetector portion having a Si-MOS FET, a resistor, and an avalanche photodiode APD integrated on another Si crystal substrate 31 .
  • the photoemitter portion and the photodetector portion, connected by an optical fiber 40 are used for signal transmission between IC chips. Description will start with the manufacturing method.
  • Ion implantation will be performed on the p-type ( 511 ) Si substrates 30 , 31 as a preparatory step for fabricating electronic devices.
  • phosphorus ions are implanted to form n-type regions 32 , 33 of high resistivity
  • boron ions are implanted to form contact layers 34 , 35 of p-type group III-V optical semiconductor devices, source and drain electrodes of MOS-FETs, and a resistor.
  • the group III-V optical semiconductor devices LD and APD are formed by selective growth. The structure of the surface emitting laser diode LD will be described. In FIG.
  • 44 denotes a stress-uncompensated non-doped quantum well active layer (wavelength: 1.24 ⁇ m) formed by alternately depositing for 2.5 periods GaN 0.03 P 0.97 barrier layers each with a 0% lattice mismatch at 10 nm thickness and GaN 0.10 As 0.90 well
  • mirrors are formed by etching in the vertical direction using a halogen-applied reactive ion beam, by which step a laser diode is completed.
  • the cavity is 300 ⁇ m long.
  • the structure of the avalanche photodiode APD will next be described.
  • the diameter of the avalanche photodiode is 10 ⁇ m.
  • the layers constituting the laser diode LD and the avalanche photodiode APD were formed by growing crystals in a high vacuum of 1 ⁇ 10 ⁇ 5 Torr in an chemical beam epitaxial system.
  • Si layers a polysilicon was used as the material, and Sb and B were used respectively to provide the n-type and p-type dopants.
  • Sb and B were used respectively to provide the n-type and p-type dopants.
  • ethyl-based organometallic compounds were used as group III materials, and phosphine and arsine were used as materials for P and As, and nitrogen was obtained by activating ammonia molecules by ECR plasma.
  • Sn and Be were used to provide the n-type and p-type dopants.
  • the crystal growth was performed at 400° C., and the stress compensated superlattice layer and the single-composition layers were all designed to be lattice matched to Si at 300° C.
  • the Si wafers 30 and 31 on which the group III-V optical semiconductor devices have been formed are coated with a SiO 2 film for protection of the surfaces of the group III-V optical semiconductor devices LD and APD and also for use under the gate electrode of the MOS-FET. Then, the optical semiconductor devices and electronic devices thus formed are provided with metal interconnection circuits by multi-layer wiring using Al and SiO 2 .
  • the photoemitter and the photodetector are formed on the separate substrate crystals, and are used for signal transmission between the IC chips, but like in Embodiment 1 described earlier, the photoemitter and the photodetector may be used for signal transmission within an IC chip by using a light waveguide or an optical fiber.
  • an independent surface emitting laser diode is formed on a Si substrate.
  • the sectional view of its structure is shown in FIG. 7 .
  • the diameter of the surface emitting laser diode is 10 ⁇ m.
  • the active layer 66 was formed by a stress compensated superlattice layer having a band gap of substantially 0.8 eV (wavelength: 1.55 ⁇ m), made by alternately depositing GaN 0.07 P 0.93 layers each with a ⁇ 1% lattice mismatch at 2 nm thickness and GaN 0.10 As 0.90 layers each with a +2% lattice mismatch at 1 nm thickness.
  • a 3-wavelength cavity is formed by providing the n-type clad layer 65 whose thickness is 3 ⁇ 8 of the wavelength in the semiconductor and the p-type clad layer 67 whose thickness is 2 and 3 ⁇ 8 wavelengths in the semiconductor.
  • the semiconductor multi-layer film mirror 64 was formed by alternately depositing high-refractive-index GaN 0.03 P 0.97 layers each 1 ⁇ 4 of the wavelength thick in the semiconductor and low-refractive-index AlN 0.04 P 0.96 layers each 1 ⁇ 4 of the wavelength thick in the semiconductor.
  • the mirror layers were formed by repeating layer depositing 20 times to achieve a reflectance of 99% or more.
  • the dielectric multi-layer film mirror 68 is formed by alternately depositing high-refractive-index amorphous Si layers each 1 ⁇ 4 of the wavelength thick in the dielectric and low-refractive-index SiO 2 layers each 1 ⁇ 4 of the wavelength thick in the dielectric. To obtain a reflectance of 99% or more, the mirror layers were formed by repeating layer deposition 5 times. Because the dielectric multi-layer film mirror 68 needs to be formed by alternate deposition of high-refractive-index layers and low-refractive-index layers, it is possible to use SiN and SiO 2 , amorphous Si and SiN, or TiO 2 and SiO 2 .
  • the semiconductor layers 62 - 67 were formed by growing crystals in a high vacuum of 1 ⁇ 10 ⁇ 7 Torr continuously in a gas source molecular beam epitaxial system.
  • Si layers a polysilicon was used as material, and Sb and B were respectively used as n-type and p-type dopants.
  • Sb and B were respectively used as n-type and p-type dopants.
  • group III-V semiconductors metals were used to provide group III materials, phosphine and arsine were used to provide P and As, and N atoms were provided as nitrogen radical obtained by activating nitrogen molecules by radio frequency plasma.
  • Si and C neopentane
  • the epitaxial growth was performed at 600° C., and the stress compensated superlattice layer and the single composition layers were all designed to be lattice matched to Si. Therefore, the lattice mismatch to Si can be maintained to be 0.1% or less in the entire temperature range of the manufacturing process.
  • the dielectric multi-layer film is deposited on the wafer on which the crystal growth has been completed.
  • the device is isolated by etching in the vertical direction using a halogen-applied reactive ion beam as shown in FIG. 7 .
  • the diameter of the device is 10 ⁇ m.
  • the surface emitting laser diode is completed. This laser diode is characterized by its long device life because misfit dislocations do not occur in the vicinity of the interface with the adjacent layers.
  • FIG. 8 is a sectional view of the structure of this device.
  • the semiconductor layers 72 - 77 were formed by growing crystals continuously in a high vacuum of 1 ⁇ 10 ⁇ 7 Torr in a gas source molecular beam epitaxial system.
  • a polysilicon was used as source material, and Sb and B were used to provide n-type and p-type dopants.
  • metals were used to provide group III materials, phosphine and arsine were used as materials for P and As, and as nitrogen material, nitrogen radical was used which was obtained by activating nitrogen molecules by radio frequency plasma.
  • Si and C neopentane
  • the crystal growth is performed at 600° C., and the stress compensated superlattice layer and the single composition layers are all designed to be lattice matched to Si at 300° C. Therefore, the lattice mismatch to Si can be maintained at 0.1% or less in the entire temperature range of the manufacturing process.
  • the wafer on which the crystal growth has been completed is now subjected to wet etching to separate the device as shown in FIG. 8 in order to form the photodetector portion 50 ⁇ m in diameter and the n-type electrode portions.
  • the insulating protective layer 78 is formed by polyimide, and the n-type electrodes 80 and the p-type electrode 79 are vapor-deposited.
  • the rear side of the substrate crystal is coated with a nonreflective film 81 using SiN.
  • This avalanche photodiode is capable of detecting a long-wavelength light up to about 2.5 ⁇ m long owing to the band gap of 0.5 eV in the light absorbing layer, and is also capable of high multiplication because a silicon with a great difference in ionization coefficient between electrons and holes is used to form the multiplication layer. Furthermore, no generation of misfit dislocations ensures a long device lifetime.
  • FIG. 9 shows a sectional view of the structure of a semiconductor laser to which the present invention is applied.
  • reference numeral 91 denotes an n-type ( 110 ) Si substrate
  • 92 denotes an n-type GaP clad layer (1 ⁇ m)
  • 93 denotes a non-doped GaN 0.1 As 0.9 active layer (50 nm)
  • 94 denotes a p-type GaP clad layer (1 ⁇ m).
  • the layers from 92 to 94 were formed by growing crystals on the Si substrate 91 continuously in a high vacuum of 1 ⁇ 10 ⁇ 2 Torr in a chemical beam epitaxial system.
  • Metals were used as group III materials, phosphine and arsine were used to obtain P and As, and nitrogen radical was used as nitrogen material.
  • the wafer on which crystals had been grown was provided with a current bottleneck layer 95 made of a silicon nitride film, a p-type electrode 96 , and an n-type electrode 97 , and the wafer is cleaved to obtain a chip 300 ⁇ m square.
  • a current was conducted into a semiconductor laser, the laser emitted a near infrared laser beam.
  • FIG. 10 is a sectional view of the structure of a light emitting diode to which the present invention is applied.
  • reference numeral 101 denotes an n-type ( 100 ) GaP substrate
  • 102 denotes an n-type InN 0.4 P 0.6 layer (1 ⁇ m thick)
  • 103 denotes a p-type InN 0.4 P 0.6 layer (1 ⁇ m thick).
  • the layers 102 , 103 were formed by growing crystals on the GaP substrate 101 continuously in high vacuum of 1 ⁇ 10 ⁇ 3 Torr in a chemical beam epitaxial system.
  • Organometallic compounds were used as materials for group III elements, phosphine and arsine were used to obtain P and As, and nitrogen radical was used as nitrogen material.
  • the wafer on which the crystal growth was completed was provided with a p-type transparent electrode 104 and an n-type electrode 105 . When a current is applied at room temperature to the diode thus produced, the emission of red light was observed.
  • the fabrication of the laser diode, photodiode and light emitting diode has been described, but needless to say, the present invention can be applied to other optical semiconductor devices, such as an optical modulator. It is also needless to say that the present invention can be applied to electronic devices other than the MOS-FET, and that Si-ICs already in practical use can be applied.
  • the materials in the present invention can be applied to electronic devices, such as transistors and so on.
  • the optical devices in Embodiments 1 and 2 are integrated with electronic devices but, of course, the optical devices can operate as independent devices.
  • Si was used as the substrate crystal, but GaP and AlP having almost the same lattice constant as Si may be used.
  • the stress compensated strained superlattice layer a wide variety of N-containing AlGaInNPAsSb other than GaNP and AlP may be used as the material for the component layers under compressive strain.
  • III-V alloy semiconductors can be epitaxially grown on Si substrates without generating of misfit dislocations, so that it has become possible to provide semiconductor devices which can be monolithically integrated with Si based electronic devices and can apply this technique to OEIC.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Electromagnetism (AREA)
  • Materials Engineering (AREA)
  • Nanotechnology (AREA)
  • Inorganic Chemistry (AREA)
  • Composite Materials (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biophysics (AREA)
  • Optics & Photonics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Lasers (AREA)
  • Led Devices (AREA)

Abstract

A fabrication process for a semiconductor device including a plurality of semiconductor layers, the plurality of semiconductor layers including at least a nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1), and a method of making the semiconductor device and apparatus. For at least two semiconductor layers out of the plurality of semiconductor layers, a value of lattice strain of said at least two semiconductor layers is set at less than a critical strain at which misfit dislocations are generated at an interface between said two adjacent semiconductor layers. In a method for manufacturing a semiconductor device, Al, Ga, In, N, P, As and Sb as materials are prepared as materials for a semiconductor device, and a plurality of semiconductor layers are epitaxially grown by using said materials, including a layer of nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1) using nitrogen radical as nitrogen material, in a vacuum of substantially 10−2 Torr or higher.

Description

This application is a Divisional application of application Ser. No. 08/381,418, filed Jan. 31, 1995, now abandoned.
BACKGROUND OF THE INVENTION
The semiconductor technology has advanced centering around silicon. The scale of integration has increased from transistor devices to IC (integrated circuit) and VLSI (very large scale integrated circuit), and the increase in scale of integration is expected to continue in the future. With an increase in scale of integration, however, it is feared that corresponding increases in the operation speed is limited by the delay of electric signal through wiring. As the countermeasure for this, optical interconnections are drawing attention, and the monolithic integration of silicon based electronic devices with III-V compound semiconductor optical devices is considered the important basic technique whereby to realize optical interconnections.
For use in forming the III-V compound semiconductor optical devices on a Si substrate, the following two methods are being studied. One is the so-called super-heteroepitaxial method for epitaxially growing a III-V compound semiconductor, such as GaAs or InP, which differs in lattice constant from Si, on a Si substrate, and forming an optical semiconductor of an AlGaAs, InGaAs or other system formed on top of the grown III-V compound semiconductor. An example of this method is disclosed in “Gallium arsenide and other compound semiconductors on silicon” by S. F. Fang, K. Adomi, S. Iyer, H. Morkoc, and H. Zabel in J. Appl. Phys. 68(7), Oct. 1, 1990.
The other is a direct bonding method in which optical semiconductors are first grown on a GaAs or InP substrate and then bonded to a Si substrate, and then the GaAs or InP substrate is removed. Such direct bonding method is disclosed in “Semiconductor lasers on Si substrates using the technology of bonding by atomic rearrangement” by Y. H. Lo et al., Appl. Phys. lett. Vol. 62, pp 1038-1040, 1993.
Regarding the materials used to date for the III-V compound semiconductors, as written in H. C. Casey, Jr. and M. B. Panish, “Heterostructure Lasers—Part B”, Academic Press, New York, 1978, pp. 8-9, binary compound semiconductors made up of Al, Ga or In as a group III element and P, As or Sb as a group V element, and alloy semiconductors including those elements have long been used. With progress of the crystal growth techniques, N-containing alloy semiconductors have recently come to be formed, such as GaNP (J. N. Baillargeon, K. Y. Cheng, G. E. Holfer, P. J. Pearch, and K. C. Hsieh, Appl. Phys. Lett. Vol. 60 pp. 2540-2542, 1992) and GaNAs (M. Weyers, M. Sato and H. Ando, Jpn. J. Appl. Phys. Vol. 31, 1992, pp. L853-L855). This has widened the range of choice of materials. In addition, a case where the N-containing alloy semiconductors are grown epitaxially on Si substrates is disclosed in JP-A-1-211912. When an N-containing alloy semiconductor is actually applied to form a semiconductor device like a laser diode, it is necessary to design a multi-layer structure by calculating the band gap and the amount of lattice strain. Because the N-containing alloy semiconductors show a huge bowing occurring in the band gap owing to N's extremely high electro-negativity, which will be described later, such special consideration which is not needed for the conventional alloy semiconductors is required in designing the band gap of the multi-layer structure of the N-containing alloy semiconductors. However, in all the cases of the N-containing alloy semiconductors grown to date, only an epitaxial monolayer is grown on the substrate crystal and, therefore, there has never been a case where N-containing alloy semiconductors are deposited in a multi-structure and applied to form semiconductor devices.
Both in the super-heteroepitaxial method and the direct bonding method, the lattice constant of the materials constituting the optical semiconductor device differs greatly (more than 4%) from that of the Si substrate, so that there is a problem that a misfit dislocation occurs in the crystal near the interface between the Si substrate and the III-V compound semiconductor. Another problem is that due to the difference in thermal expansion coefficient between the Si substrate and the III-V compound semiconductor, the dislocations, which have been generated in the cooling process after a heating process in the epitaxial growth or the bonding, move and increase. As a result, there are problems regarding the characteristics and the device lifetime of the optical semiconductor device produced. Therefore, the monolithic integration of silicon based electronic devices with the III-V compound semiconductor optical devices has not been put into practical application.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a semiconductor device of a multi-layer structure free of misfit dislocations, fabricated from a nitrogen-containing alloy semiconductor and also provide a method for manufacturing this semiconductor device.
Another object of the present invention is to provide an optical semiconductor device which can be manufactured by growing a III-V alloy semiconductor on a Si substrate.
A further object of the present invention is to monolithically integrate silicon based electronic devices and optical semiconductor devices fabricated of III-V alloy semiconductors on the substrate.
In the semiconductor device according to the present invention, a semiconductor device includes a plurality of semiconductor layers. The plurality of semiconductor layers include at least a layer of N-containing alloy semiconductor of AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1). In at least two semiconductor layers of the plurality of semiconductor layers, each semiconductor layer has the value of lattice strain thereof set at less than the critical strain at which misfit dislocations are generated at the interface between this semiconductor layer and a semiconductor layer adjacent thereto. In the manufacturing method of semiconductor devices according to the present invention, Al, Ga, In, N, P, and As are prepared as materials for semiconductor devices, and a plurality of semiconductor layers including a layer of the N-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x1, 0≦y<1, 0≦z<1) are grown epitaxially using nitrogen radical as nitrogen material in a vacuum of substantially 10−2 Torr or higher vacuum.
Still other objects and effects of the present invention will become apparent from the following detailed description of embodiments with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A and 1B are enlarged schematic sectional views of an embodiment of an optical semiconductor apparatus formed by monolithic integration of group III-V optical semiconductor devices and Si based electronic devices;
FIG. 2 is a table of materials for a multi-layer film mirror applicable in the optical semiconductor apparatus in the present invention;
FIG. 3 is a diagram showing the relation between the lattice mismatch and the critical thickness of the semiconductor layer;
FIG. 4 is a diagram showing the relation between the lattice mismatch and the band gap between GaNAs, GaNP, AlNAs, AlNP and GaPAs, and the Si substrate;
FIG. 5 is a diagram showing the relation between the lattice constant and temperature for Si and GaNP;
FIGS. 6A and 6B are enlarged schematic sectional views of another embodiment of the optical semiconductor apparatus formed by monolithic integration of group III-V optical semiconductor devices and Si based electronic devices according to the present invention;
FIG. 7 is an enlarged schematic sectional view of the surface emitting laser diode according to the present invention;
FIG. 8 is an enlarged schematic sectional view of an embodiment of the avalanche photodiode according to the present invention;
FIG. 9 is an enlarged schematic sectional view of another embodiment of the surface emitting diode according to the present invention; and
FIG. 10 is an enlarged schematic sectional view of an embodiment of a light emitting diode according to the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
In embodiments of the present invention, the optical semiconductor device is manufactured such that the lattice strain of each semiconductor layer as a material for the optical semiconductor device is kept lower than the critical strain which causes a misfit dislocation, in the whole temperature range of the manufacturing process. When the total thickness of the strained layers exceeds the critical thickness, it is necessary to compensate the stress and use an N-containing alloy semiconductor of AlGaInNPAsSb to form the layer having tensile strain. The strained layer of AlGaInNPAsSb, as there is difficulty in its production, should preferably have a thickness of 2 nm or more, and the lattice mismatch should be less than ±4% in relation to the critical thickness. For example, in the case of GaN(x)As(1−x), the range of the alloy composition x of 0.02<x<0.36 is recommended.
Description will be made of the devices constituting an optoelectronic integrated circuit (OEIC) according to the present invention.
When a light emitting diode is a laser diode (LD), a strained layer of a direct transition type N-containing alloy semiconductor of AlGaInNPasSb is used for the active layer.. When the strained layers are to be grown to a total thickness larger than the critical thickness, the stress is offset by depositing a layer having a tensile strain on top of a layer having a compressive strain or depositing a layer having a compressive strain on top of a layer having a tensile strain. To improve the carrier injection efficiency, it is only necessary to place a guide layer made of Al(a)Ga(1−a)N(x)P(1−x) (0≦a≦1, 0≦x≦1), Si adjacent to the active layer. When the lasing wavelength is longer than the band gap of Si, the Si can be used as the material for the clad layer or guide layer. When a laser diode is of a surface emitting type, as shown in FIG. 2, GaP, AlP, GaNP, AlNP, Si or a II-VI semiconductor such as ZnS is used as the material for a high-quality multi-layer film mirror.
When a light detector is a photodiode (PD), to reduce the band gap to expand the detecting wavelength range, an N-containing alloy semiconductor of AlGaInNPAsSb should be used as the material for the light absorbing layer. When the photodiode is an avalanche photodiode, a Si material having a large difference in ionization coefficient between electrons and holes can be used for the multiplication layer.
If an N-containing alloy semiconductor of AlGaInNPAsSb with a narrow band gap of 0.5 eV or less or with a nature of a semimetal is used for the electrode contact layer, a good quality ohmic electrode can be formed. It ought to be noted that the electrode contact layer of N-containing alloy semiconductor is used widely not only in optical devices but also in electronic devices. For the electrode contact layer, silicon is also used regardless of whether it is monocrystal or polycrystal. When the wavelength of light used with the optical semiconductor device is transparent to Si, the Si electrode functions as a transparent electrode.
The N-containing alloy semiconductor of AlGaInNPAsSb can be grown epitaxially to obtain a good-quality crystal without occurrence of misfit dislocations, by using nitrogen radical as the material for N content in a greater vacuum than 10−2 Torr. For the AlGaInNPAsSb semiconductor, C or Be is used as the p-type impurity and Si or Sn is used as the n-type impurity.
If the wavelength of light used with the optical semiconductor device in an optoelectronic integrated circuit is transparent to Si, an optical circuit can be formed using Si and can be formed in an Si substrate, too. The optical circuit can be fabricated in a layer structure, and when a signal is transmitted to multiple points like a clock signal, a light waveguide need not be formed in the layer structure.
The problem that dislocations are generated when the lattice constant of the material of the optical semiconductor differs greatly from that of Si can be solved by controlling the thickness of the semiconductor layers constituting the optical semiconductor device. FIG. 3 shows the relation between critical thickness and lattice mismatch calculated according to Matthews' theory. From FIG. 3, it is understood that the critical thickness is 10 nm for a layer with 1% lattice mismatch and 2 nm for a layer with 4% lattice mismatch. For example, GaAs has a lattice mismatch of about 4% to Si and the critical thickness for GaAs is 2 nm, so that GaAs cannot be grown to a thickness of larger than 2 nm without generating dislocations. Of the conventional alloy semiconductors made of group III elements of Al, Ga or In and group V elements of P, As or Sb, an alloy semiconductor which is a direct transition type and has a lattice constant closest to that of Si is GaAs0.5P0.5, and from its lattice mismatch of 2%, it is known that the critical thickness is 4 nm. When the strained layers are to be grown to a total thickness larger than the critical thickness, it is necessary to control the total strain so as to be less than the critical strain through stress compensation by depositing a layer having a compressive strain on top of a layer having a tensile strain to have the compressive strain and the tensile strain offset each other. However, the conventional alloy semiconductors made of group III elements of Al, Ga or In, and group V elements of P, As or Sb, having the lattice constant greater than that of Si, cannot be used to form layers having tensile strain. With the N-containing alloy semiconductors of AlGaInNPAsSb, the manufacture of which has recently become possible, by selecting an alloy composition, they can be made to have lattice constant smaller than that of Si; and if an N-containing alloy semiconductor is used as a layer having tensile strain on a layer having compressive strain, the stress compensation can be achieved. A superlattice layer, in which the stress has been compensated to reduce the total strain to zero and is substantially lattice-matched to the Si substrate, offers no chances of misfit dislocations.
With the N-containing alloy semiconductors, owing to the extremely high electro-negativity of N, a huge bowing occurs in the band gap. To show an example, as the N content which is added to GaAs and GaP is increased, their band gaps gradually decrease and do not increase toward the GaN bandgap of 3.4 eV. This is different from the tendency of the band gaps of the conventional alloy semiconductors. A compound semiconductor of GaN0.19As0.81 lattice matched to Si has the band gap reduced to 0 and becomes a semimetal. FIG. 4 shows the relation between the lattice mismatch of GaNAs, GaNP, AlNAs, AlNP and GaPAs to the Si substrates and the band gap. For example, if a superlattice layer is formed by alternately depositing GaP0.25As0.75 layers each with a +3% lattice mismatch at 1 nm thickness and AlN0.05P0.95 layers each with a −0.6% lattice mismatch at 5 nm thickness, the total strain is reduced to 0 and the band gap becomes substantially 2.0 eV. A superlattice layer with the total strain reduced to 0, formed by alternately depositing GaN0.1As0.9 layers each with a +2% lattice mismatch at 3 nm thickness and GaN0.14P0.86 layers each with a −2% lattice mismatch at 3 nm thickness, has a band gap of substantially 0.5 eV. As has been described, the band gap can be designed freely to have a band gap from 2 to 0 eV with the total strain kept to 0 by selecting the kinds of semiconductors to form a superlattice layer. In the above description, Si is used for the substrate crystal, but a superlattice layer with the total strain reduced to 0 by stress compensation can be produced by using a GaP or AlP substrate crystal with a lattice constant substantially equal to that of Si.
Let us consider the difference in thermal expansion coefficient between Si and III-V compound semiconductors. Since the thermal expansion coefficient of Si is 2.6×10−6/° C. and the thermal expansion coefficient of GaAs is 6.0×10−6/° C., if GaAs and Si are cooled from a high temperature process at 630° C. to a room temperature of 30° C., a thermal strain of 0.2% occurs. From FIG. 3, the critical thickness is estimated at 80 nm. According to Matthews' theory, when the lattice mismatch is small, the critical thickness tends to be estimated at smaller values. Nevertheless, this thermal strain is a problem when a device several μm thick is produced. When a layer is grown to a thickness of 0.1 μm or more, if the lattice mismatch is constrained to less than ±0.1%, dislocations are hardly generated. To this end, it is necessary to select the composition of the layer so as to be lattice matched to Si as shown in FIG. 5, and set the temperature for lattice matching at a temperature between room temperature and the temperature of the high temperature process. Note that the above-mentioned layer with a thickness of 0.1 μm or more may be a layer of a single composition or a superlattice layer with the total strain reduced to 0 by stress compensation as mentioned above.
Illustrative embodiments of the semiconductor device according to the present invention will be described.
EMBODIMENT 1
In this embodiment, an opto-electronic integrated circuit (OEIC) was formed by integrating 10,000 Si-based electronic devices such as MOS-FETs (metal-oxide-semiconductor field-effect transistors), 100 surface emitting diodes of III-V alloy semiconductors, and 100 PIN photodiodes of III-V alloy semiconductors on the same Si substrate. FIGS. 1A and 1B are sectional views of the structure of the OEIC. FIG. 1A shows a surface emitting laser diode LD integrated with a MOS-FET and FIG. 1B shows a PIN photodiode integrated with a MOS-FET and a resistor. In this OEIC, the electric circuit is formed on the surface of a Si substrate 11, and optical circuits 12, 13 and 14 are formed in the Si substrate 11, so that the electric circuit and the optical circuits are spatially separated. The spatial separation of the electric and optical circuits enables electric and optical circuits to be installed independently, thus offering a great number of degrees of freedom in circuit configuration.
The method for forming this OEIC will be described. Description will start with the method for forming the optical circuits. In FIG. 1, reference numeral 11 denotes an n-type (111) Si substrate, and grown epitaxially on top of this Si substrate are an n-type Si layer 12 (n=1×1018 cm−3, d=1 μm) as a clad layer for the light waveguide and an n-type Si layer 13 (n=1×1015 cm−3, d=1 μm) as a core layer. When forming a light waveguide in the surface of the core layer, phosphorus ions are introduced into the core layer on the left and right sides of the region used as the core such that n=1×1018 cm−3 on either side, and the thus doped regions on either side of the core are as the clad layers. After the light waveguide has been formed, an n-type Si layer 14 (n=1×1018 cm−3, d=3 μm) is grown on the core layer 13, so that a three-dimensional light waveguide is formed. When a signal is sent to a number of points like a clock signal, the light waveguide need not be formed in the surface of the core layer. In this embodiment, only one core layer is formed, but it is possible to form more than one core layer, and configure the optical circuits freely.
As a preparatory step prior to forming an electronic device, ions are implanted into the Si substrate in which a light waveguide has been formed. As shown in FIGS. 1A and 1B, boron ions are implanted to form a p-type region of high resistivity for isolation purposes. Phosphorus ions are implanted to form a contact layer of an n-type group III-V optical semiconductor device, source and drain electrodes of the MOS-FET, a resistor and so on are formed.
Next, a group III-V optical semiconductor device is formed by selective layer growth. The surface emitting laser diode LD is 5 μm in diameter. In FIG. 1A, reference numeral 15 denotes an n-type GaN0.03P0.97 buffer layer (n=1×1018 cm−3, d=0.1 μm), 16 denotes an n-type semiconductor multi-layer film mirror (n−1×1018 cm−3), 17 denotes an n-type GaN0.03P0.97 clad layer (n=1×1018 cm−3), 18 denotes a non-doped active layer, 19 denotes a p-type GaN0.03P0.97 clad layer (p=1×1018 cm−3), 20 denotes a p-type semiconductor multi-layer film mirror (p=1×1019 cm−3, and 21 denotes a semimetal GaN0.19As0.81 contact layer (d=0.1 μm). For the active layer 18, a stress compensated strained superlattice layer which permits the band gap to be set freely for a range of 2 to 0 eV is used, but because silicon (Eg=1.1 eV) as the material for the optical circuit must be transparent, in this embodiment, a stress compensated superlattice layer with a band gap of substantially 0.8 eV (wavelength: 1.55 μm) was used which was formed by alternately depositing GaN0.07P0.93 layers each with a −1% lattice mismatch at 2 nm thickness and GaN0.10As0.90 layers each with a +2% lattice mismatch at 1 nm thickness. The thickness of this superlattice layer was d=100 nm obtained by repeating layer deposition for 33 periods so that the thickness is about ¼ of the wavelength in the semiconductor. In order to realize a 1-wavelength cavity, the thicknesses of the clad layers 17 and 19 were both made ⅜ of the wavelength in the semiconductor so that the distance between mirrors 16 and 20 is 1 wavelength. The semiconductor multi-layer film mirrors 16, 20 are each formed by alternately depositing high-refractive-index GaN0.03P0.97 layers each ¼ wavelength thick in the semiconductor and low-refractive-index AlN0.04P0.96 layers each ¼ wavelength thick in the semiconductor. In order to obtain the reflectance of 99% or more, the mirror layers 16, 20 were formed by repeating layer deposition 20 times. The mirror layers 16, 20 are formed by alternately depositing layers of high and low refractive indexes and, to this end, for example, the materials given in FIG. 2 may be used. For the p-type mirror layer 20, doping is performed at a high concentration of p=1×1019 cm−3 to reduce the resistivity. Description will now proceed to the PIN photodiode PD. The PIN photodiode PD is 5 μm in diameter. In FIG. 1B, reference numeral 22 denotes an n-type GaN0.03P0.97 layer (n=2×1018 cm−3, d=1.0 μm), 23 denotes a non-doped stress compensated superlattice layer (n=1×1015 cm−3, d=0.5 μm) having an effective band gap of 0.5 eV, formed by alternately depositing Ga0.14P0.86 layers each with a −2% lattice mismatch at 2 nm thickness and GaN0.10As0.90 layers each with a +2% lattice mismatch at 2 nm thickness, 24 denotes a p-type Ga0.03P0.97 layer (p=2×1018 cm−3, d=1.0 μm), and 25 denotes a semimetal Al0.50Ga0.50N0.19As0.81 contact layer (d=0.1 μm). The layers constituting the surface emitting diode LD and the PIN photodiode PD were formed by growing crystals in a high vacuum of 1×10−6 Torr continuously in a gas source molecular beam epitaxial system. In growing Si layers, a polysilicon was used as the material, and Sb was used to provide an n-type dopant. In growing the III-V compound semiconductors, metal elements were used as group III materials, and phosphine and arsine were used as the materials for P and As, and as nitrogen material, nitrogen radical was obtained by activating nitrogen molecules by radio frequency plasma. Si and C (neopentane) were used respectively to obtain the n-type and p-type dopants. The growth temperature was 500° C., and the stress compensated superlattice layers and the single-composition layers were designed to be all lattice matched to the Si substrate at 300° C. Therefore, the lattice mismatch with Si can be maintained to be less than 0.1% for the entire temperature range of the manufacturing process.
The Si wafer on which the group III-V optical semiconductor devices have been formed are coated with an SiO2 oxide film for use under the gate electrode of the MOS-FET and also for protection of the surfaces of the group III-V optical semiconductor devices LD and PD. Then, the thus formed optical semiconductor devices and electronic devices are provided with metal interconnection circuits by multi-layer wiring using Al and SiO2.
Finally, to form mirrors M1 and M2 in the optical circuits, grooves 26 and 27 are cut, which is tilted 45° to the surface of the Si substrate, by a halogen-applied reactive ion beam, by which step the OEIC is completed. The grooves can be made in an easier direction of work whether from the top or bottom side of the substrate.
The operation principle of the OEIC will next be described. When a voltage VIN is applied to the gate electrode of the MOS-FET for driving the laser diode LD, a current is conducted into the surface emitting laser diode LD, and the laser diode LD oscillates. The laser beam is radiated into the substrate, then totally reflected by the 45° inclined mirror M1, and guided to the light waveguide 13. The guided laser beam is totally reflected again by the other mirror M2 and guided to the photodiode PD. The detected laser beam is converted by the photodiode PD into a current, and this current is converted by the resistor into a voltage, and this voltage is amplified by the MOS-FET, and finally a voltage Vout is output to the source electrode.
EMBODIMENT 2
FIGS. 6A and 6B are sectional views of the structure of another embodiment of the OEIC to which the present invention is applied. FIG. 6A shows a photoemitter portion having a Si MOS-FET and a surface emitting laser diode LD integrated on a Si crystal substrate 30, while FIG. 6B shows a photodetector portion having a Si-MOS FET, a resistor, and an avalanche photodiode APD integrated on another Si crystal substrate 31. The photoemitter portion and the photodetector portion, connected by an optical fiber 40, are used for signal transmission between IC chips. Description will start with the manufacturing method. Ion implantation will be performed on the p-type (511) Si substrates 30, 31 as a preparatory step for fabricating electronic devices. As shown in FIGS. 6A and 6B, to provide isolation regions, phosphorus ions are implanted to form n- type regions 32, 33 of high resistivity, and boron ions are implanted to form contact layers 34, 35 of p-type group III-V optical semiconductor devices, source and drain electrodes of MOS-FETs, and a resistor. Then, the group III-V optical semiconductor devices LD and APD are formed by selective growth. The structure of the surface emitting laser diode LD will be described. In FIG. 6A, reference numeral 41 denotes a p-type GaN0.03P0.97 buffer layer (p=1×1018 cm−3, d=0.1 μm), 42 and 46 respectively denote p-type and n-type AlN0.04P0.96 clad layers (p, n=1×1018 cm−3, d=1.0 μm), 43 and 45 denote p-type and n-type AlGaNP guide layers (p, n=5×1017 cm−3, d=0.30 μm) of so-called GRIN (Graded-Refractive-Index) structure having the band gap parabolically varied by varying the Al composition, 44 denotes a stress-uncompensated non-doped quantum well active layer (wavelength: 1.24 μm) formed by alternately depositing for 2.5 periods GaN0.03P0.97 barrier layers each with a 0% lattice mismatch at 10 nm thickness and GaN0.10As0.90 well layers each with a +2% lattice mismatch at 1.5 nm thickness, and 47 denotes a Si contact layer (n=1×1019 cm−3, d=0.1 μm). To produce a cavity, mirrors are formed by etching in the vertical direction using a halogen-applied reactive ion beam, by which step a laser diode is completed. The cavity is 300 μm long. The structure of the avalanche photodiode APD will next be described. The diameter of the avalanche photodiode is 10 μm. In FIG. 6B, 48 denotes a p-type GaP buffer layer (p=2×1018 cm−3, d=0.01 μm), 49 denotes a p-type GaN0.03P0.97 buffer layer (p=2×1018 cm−3, d=1.0 μm), 50 denotes an n-type stress-compensated super-lattice light absorption layer (p=1×1015 cm−3, d=0.3 μm) having a band gap of substantially 0.8 eV, formed by alternately depositing GaN0.07P0.93 layers each with a −1% lattice mismatch at 2 nm thickness and GaN0.10As0.90 layers each with a +2% lattice mismatch at 1 nm thickness, 51 denotes an n-type Si electric buffer layer (n=2×1017 cm−3, d=0.05 μm), 52 denotes an n-type Si multiplication layer (n=2×1015 cm−3, d=0.1 μm), 53 denotes an n-type Si cap layer (n=2×1018 cm−3, d=1.0 μm) and 54 denotes an n-type Si contact layer (n=2×1019 cm−3, d=1.0 μm).
The layers constituting the laser diode LD and the avalanche photodiode APD were formed by growing crystals in a high vacuum of 1×10−5 Torr in an chemical beam epitaxial system. In growing Si layers, a polysilicon was used as the material, and Sb and B were used respectively to provide the n-type and p-type dopants. In growing the III-V semiconductor layers, ethyl-based organometallic compounds were used as group III materials, and phosphine and arsine were used as materials for P and As, and nitrogen was obtained by activating ammonia molecules by ECR plasma. Sn and Be were used to provide the n-type and p-type dopants. The crystal growth was performed at 400° C., and the stress compensated superlattice layer and the single-composition layers were all designed to be lattice matched to Si at 300° C. The Si wafers 30 and 31 on which the group III-V optical semiconductor devices have been formed are coated with a SiO2 film for protection of the surfaces of the group III-V optical semiconductor devices LD and APD and also for use under the gate electrode of the MOS-FET. Then, the optical semiconductor devices and electronic devices thus formed are provided with metal interconnection circuits by multi-layer wiring using Al and SiO2.
The operation principle of this OEIC will now be described. When a voltage Vin is applied to the gate electrode of the MOS-FET for driving the laser diode LD, a current is supplied into the surface emitting laser diode LD, and the laser oscillates. The laser beam is introduced into an optical fiber 40, and the introduced laser beam is guided into the avalanche photodiode APD. The detected laser beam is converted by the photodiode APD into a current, this current is converted by the resistor into a voltage, this voltage is amplified by the MOS-FET, and is finally output to the source electrode Vout.
In this embodiment, the photoemitter and the photodetector are formed on the separate substrate crystals, and are used for signal transmission between the IC chips, but like in Embodiment 1 described earlier, the photoemitter and the photodetector may be used for signal transmission within an IC chip by using a light waveguide or an optical fiber.
EMBODIMENT 3
In this embodiment, an independent surface emitting laser diode is formed on a Si substrate. The sectional view of its structure is shown in FIG. 7. The diameter of the surface emitting laser diode is 10 μm. In FIG. 7 reference numeral 61 denotes an n-type (100) Si substrate (n=1×1018 cm−3, d=200 μm), 62 denotes an n-type GaP buffer layer (n=1×1018 cm−3, d=0.01 μm), 63 denotes an n-type GaN0.03P0.97 buffer layer (n=1×1018 cm−3, d=0.5 μm), 64 denotes an n-type semiconductor multi-layer film mirror (n=1×1018 cm−3), 65 denotes an n-type Si clad layer (n=1×1018 cm−3), 65 denotes an n-type Si clad layer (n=1×1018 cm−3), 66 denotes a non-doped active layer, 67 denotes a p-type Si clad layer (p=1×1018 cm−3), 68 denotes a dielectric multi-layer film mirror, 69 denotes a p-type electrode, and 70 denotes an n-type electrode. The active layer 66 was formed by a stress compensated superlattice layer having a band gap of substantially 0.8 eV (wavelength: 1.55 μm), made by alternately depositing GaN0.07P0.93 layers each with a −1% lattice mismatch at 2 nm thickness and GaN0.10As0.90 layers each with a +2% lattice mismatch at 1 nm thickness. The thickness was d=100 nm by repeating layer deposition for 33 periods so that the thickness is about ¼ of the wavelength in the semiconductor. A 3-wavelength cavity is formed by providing the n-type clad layer 65 whose thickness is ⅜ of the wavelength in the semiconductor and the p-type clad layer 67 whose thickness is 2 and ⅜ wavelengths in the semiconductor. The p-type clad layer 67 is doped to a high concentration of p=2×1018 cm−3 to reduce the resistivity. The semiconductor multi-layer film mirror 64 was formed by alternately depositing high-refractive-index GaN0.03P0.97 layers each ¼ of the wavelength thick in the semiconductor and low-refractive-index AlN0.04P0.96 layers each ¼ of the wavelength thick in the semiconductor. The mirror layers were formed by repeating layer depositing 20 times to achieve a reflectance of 99% or more. The dielectric multi-layer film mirror 68 is formed by alternately depositing high-refractive-index amorphous Si layers each ¼ of the wavelength thick in the dielectric and low-refractive-index SiO2 layers each ¼ of the wavelength thick in the dielectric. To obtain a reflectance of 99% or more, the mirror layers were formed by repeating layer deposition 5 times. Because the dielectric multi-layer film mirror 68 needs to be formed by alternate deposition of high-refractive-index layers and low-refractive-index layers, it is possible to use SiN and SiO2, amorphous Si and SiN, or TiO2 and SiO2. The semiconductor layers 62-67 were formed by growing crystals in a high vacuum of 1×10−7 Torr continuously in a gas source molecular beam epitaxial system. In growing Si layers, a polysilicon was used as material, and Sb and B were respectively used as n-type and p-type dopants. In growing the group III-V semiconductors, metals were used to provide group III materials, phosphine and arsine were used to provide P and As, and N atoms were provided as nitrogen radical obtained by activating nitrogen molecules by radio frequency plasma. Si and C (neopentane) were used to provide n-type and p-type dopants. The epitaxial growth was performed at 600° C., and the stress compensated superlattice layer and the single composition layers were all designed to be lattice matched to Si. Therefore, the lattice mismatch to Si can be maintained to be 0.1% or less in the entire temperature range of the manufacturing process. On the wafer on which the crystal growth has been completed, the dielectric multi-layer film is deposited. Next, the device is isolated by etching in the vertical direction using a halogen-applied reactive ion beam as shown in FIG. 7. The diameter of the device is 10 μm. By finally providing p-type and n- type electrodes 69, 70, the surface emitting laser diode is completed. This laser diode is characterized by its long device life because misfit dislocations do not occur in the vicinity of the interface with the adjacent layers.
EMBODIMENT 4
In this embodiment, an independent avalanche photodiode was formed on a Si substrate inclined 5 degrees from (100) to the direction of [110]. A detection light is introduced from the rear side of the substrate crystal of this device. FIG. 8 is a sectional view of the structure of this device. In FIG. 8, reference numeral 71 denotes an n-type Si substrate (n=1×1018 cm−3, d=200 μm), 72 denotes an n-type Si buffer layer (n=1×1018 cm−3, d=0.5 μm), 73 denotes a p-type Si multiplication layer (p=2×1015 cm−3, d=0.2 μm), 74 denotes a p-type Si electric field attenuating layer (p=2×1017 cm−3, d=0.1 μm), 75 denotes a non-doped stress compensated superlattice light absorption layer (p=2×1015 cm−3, d=0.3 μm) having a band gap of substantially 0.5 eV, formed by alternately depositing GaN0.1As0.9 layers each with a +2% lattice mismatch at 3 nm thickness and GaN0.14P0.86 layers each with a −2% lattice mismatch at 3 nm thickness), 76 denotes a p-type GaN0.03P0.97 cap layer (p=2×1018 cm−3, d=1.0 μm), 77 denotes a p-type Si contact layer (p=2×1019 cm−3, d=0.1 μm), 78 denotes a polyimide insulating protective layer, 79 denotes a p-type electrode, 80 denotes an n-type electrode, and 81 denotes a nonreflective layer. The semiconductor layers 72-77 were formed by growing crystals continuously in a high vacuum of 1×10−7 Torr in a gas source molecular beam epitaxial system. In growing Si layers, a polysilicon was used as source material, and Sb and B were used to provide n-type and p-type dopants. In the growth of group III-V semiconductor layers, metals were used to provide group III materials, phosphine and arsine were used as materials for P and As, and as nitrogen material, nitrogen radical was used which was obtained by activating nitrogen molecules by radio frequency plasma. Si and C (neopentane) were used to provide n-type and p-type dopants. The crystal growth is performed at 600° C., and the stress compensated superlattice layer and the single composition layers are all designed to be lattice matched to Si at 300° C. Therefore, the lattice mismatch to Si can be maintained at 0.1% or less in the entire temperature range of the manufacturing process. The wafer on which the crystal growth has been completed is now subjected to wet etching to separate the device as shown in FIG. 8 in order to form the photodetector portion 50 μm in diameter and the n-type electrode portions. Then, the insulating protective layer 78 is formed by polyimide, and the n-type electrodes 80 and the p-type electrode 79 are vapor-deposited. Finally, the rear side of the substrate crystal is coated with a nonreflective film 81 using SiN. This avalanche photodiode is capable of detecting a long-wavelength light up to about 2.5 μm long owing to the band gap of 0.5 eV in the light absorbing layer, and is also capable of high multiplication because a silicon with a great difference in ionization coefficient between electrons and holes is used to form the multiplication layer. Furthermore, no generation of misfit dislocations ensures a long device lifetime.
EMBODIMENT 5
FIG. 9 shows a sectional view of the structure of a semiconductor laser to which the present invention is applied. In FIG. 9, reference numeral 91 denotes an n-type (110) Si substrate, 92 denotes an n-type GaP clad layer (1 μm), 93 denotes a non-doped GaN0.1As0.9 active layer (50 nm), and 94 denotes a p-type GaP clad layer (1 μm). The layers from 92 to 94 were formed by growing crystals on the Si substrate 91 continuously in a high vacuum of 1×10−2 Torr in a chemical beam epitaxial system. Metals were used as group III materials, phosphine and arsine were used to obtain P and As, and nitrogen radical was used as nitrogen material. The wafer on which crystals had been grown was provided with a current bottleneck layer 95 made of a silicon nitride film, a p-type electrode 96, and an n-type electrode 97, and the wafer is cleaved to obtain a chip 300 μm square. When a current was conducted into a semiconductor laser, the laser emitted a near infrared laser beam. In this embodiment, GaP was used for the clad layer, but AlaGa1-aP (0≦a=1) may be used which is obtained by adding Al to the GaP to increase the band gap difference in relation to the active layer. It is more preferable to add N to this AlaGa1-aP to prepare AlaGa1-aNxP1-x (0≦a≦1, 0<x<1) so as to be completely lattice matched to the substrate crystal.
EMBODIMENT 6
FIG. 10 is a sectional view of the structure of a light emitting diode to which the present invention is applied. In FIG. 10, reference numeral 101 denotes an n-type (100) GaP substrate, 102 denotes an n-type InN0.4P0.6 layer (1 μm thick), and 103 denotes a p-type InN0.4P0.6 layer (1 μm thick). The layers 102, 103 were formed by growing crystals on the GaP substrate 101 continuously in high vacuum of 1×10−3 Torr in a chemical beam epitaxial system. Organometallic compounds were used as materials for group III elements, phosphine and arsine were used to obtain P and As, and nitrogen radical was used as nitrogen material. The wafer on which the crystal growth was completed was provided with a p-type transparent electrode 104 and an n-type electrode 105. When a current is applied at room temperature to the diode thus produced, the emission of red light was observed.
With regard to the optical devices in the above embodiments, the fabrication of the laser diode, photodiode and light emitting diode has been described, but needless to say, the present invention can be applied to other optical semiconductor devices, such as an optical modulator. It is also needless to say that the present invention can be applied to electronic devices other than the MOS-FET, and that Si-ICs already in practical use can be applied. The materials in the present invention can be applied to electronic devices, such as transistors and so on. The optical devices in Embodiments 1 and 2 are integrated with electronic devices but, of course, the optical devices can operate as independent devices. In Embodiments 1 to 5, Si was used as the substrate crystal, but GaP and AlP having almost the same lattice constant as Si may be used. In the stress compensated strained superlattice layer, a wide variety of N-containing AlGaInNPAsSb other than GaNP and AlP may be used as the material for the component layers under compressive strain.
According to the present invention, III-V alloy semiconductors can be epitaxially grown on Si substrates without generating of misfit dislocations, so that it has become possible to provide semiconductor devices which can be monolithically integrated with Si based electronic devices and can apply this technique to OEIC.

Claims (13)

What is claimed is:
1. A method for manufacturing a semiconductor device, comprising the step of:
epitaxially growing a plurality of semiconductor layers by using materials selected from the group consisting of Al, Ga, In, N, P, As and Sb, said plurality of semiconductor layers including a layer of nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1) formed using nitrogen radical as nitrogen material, in a vacuum of substantially 10−2 Torr or higher vacuum.
2. A semiconductor device manufactured by the manufacturing method according to claim 1.
3. A method for manufacturing a semiconductor device, comprising the step of:
epitaxially growing a plurality of semiconductor layers by using materials selected from the group consisting of Al, Ga, In, N, P, As and Sb, said plurality of semiconductor layers including a layer of nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1) formed using nitrogen radical as nitrogen material, in a vacuum of substantially 10−2 Torr or higher vacuum,
wherein, in said epitaxially growing a plurality of semiconductor layers, for at least two semiconductor layers out of said plurality of semiconductor layers, a value of lattice strain of said at least two semiconductor layers is controlled so as to be less than a critical strain at which misfit dislocations are generated at an interface between said two adjacent semiconductor layers.
4. A manufacturing method according to claim 3, wherein in a process for growing at least one of said plurality of semiconductor layers, a stress compensated layer with the stress canceled is formed by alternately depositing layers having compressive strain and layers having tensile strain, and each said layer having tensile strain is said nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1).
5. A semiconductor device manufactured by the manufacturing method according to claim 3.
6. A manufacturing method according to claim 3, wherein said nitrogen radical is nitrogen obtained by activating nitrogen molecules by radio frequency plasma.
7. A manufacturing method according to claim 3, wherein the plurality of semiconductor layers are semiconductor layers stacked on one another on a substrate, the substrate being a silicon substrate.
8. A manufacturing method according to claim 7, wherein said silicon substrate has semiconductor elements formed thereon.
9. A method for manufacturing a semiconductor device, comprising the steps of:
preparing Al, Ga, In, N, P, As and Sb as materials for a semiconductor device; and
epitaxially growing a plurality of semiconductor layers by using said materials, including a layer of nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1) using nitrogen radical as nitrogen material, in a vacuum of substantially 10−2 Torr or higher, wherein as impurity materials for said semiconductor device, C, Be, Si and Sn are used.
10. A method for manufacturing a semiconductor device, comprising the steps of:
preparing Al, Ga, In, N, P, As and Sb as materials for a semiconductor device; and
epitaxially growing a plurality of semiconductor layers by using said materials, including a layer of nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1) using nitrogen radical as nitrogen material, in a vacuum of substantially 10−2 Torr or higher, wherein said nitrogen radical is nitrogen obtained by activating nitrogen molecules by radio frequency plasma.
11. A method for manufacturing a semiconductor device, comprising the steps of:
preparing Al, Ga, In, N, P, As and Sb as materials for a semiconductor device; and
epitaxially growing a plurality of semiconductor layers by using said materials, including a layer of nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1) using nitrogen radical as nitrogen material, in a vacuum of substantially 10−2 Torr or higher,
wherein the plurality of semiconductor layers are semiconductor layers stacked on one another on a substrate, the substrate being a silicon substrate.
12. A manufacturing method according to claim 11, wherein said silicon substrate has semiconductor elements formed thereon.
13. A method for manufacturing a semiconductor device, comprising the step of:
growing a plurality of semiconductor layers by using materials selected from the group consisting of Al, Ga, In, N, P, As and Sb, said plurality of semiconductor layers including a layer of nitrogen-containing alloy semiconductor Al a Ga b In 1-a-b N x P y As z Sb 1-x-y-z ( 0≦a≦1, 0≦b≦1, 0<x<1, 0≦y<1, 0≦z<1 ) formed using nitrogen radical as nitrogen material, in a vacuum of substantially 10 −2 Torr or higher vacuum.
US09/924,504 1995-01-31 2001-08-09 Fabrication method for AlGaInNPAsSb based devices Expired - Lifetime USRE38072E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/924,504 USRE38072E1 (en) 1995-01-31 2001-08-09 Fabrication method for AlGaInNPAsSb based devices

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US38141895A 1995-01-31 1995-01-31
US08/993,035 US5937274A (en) 1995-01-31 1997-12-18 Fabrication method for AlGaIn NPAsSb based devices
US09/924,504 USRE38072E1 (en) 1995-01-31 2001-08-09 Fabrication method for AlGaInNPAsSb based devices

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/993,035 Reissue US5937274A (en) 1995-01-31 1997-12-18 Fabrication method for AlGaIn NPAsSb based devices

Publications (1)

Publication Number Publication Date
USRE38072E1 true USRE38072E1 (en) 2003-04-08

Family

ID=23504944

Family Applications (3)

Application Number Title Priority Date Filing Date
US08/993,035 Ceased US5937274A (en) 1995-01-31 1997-12-18 Fabrication method for AlGaIn NPAsSb based devices
US09/924,504 Expired - Lifetime USRE38072E1 (en) 1995-01-31 2001-08-09 Fabrication method for AlGaInNPAsSb based devices
US10/334,709 Expired - Lifetime USRE41336E1 (en) 1995-01-31 2003-01-02 Fabrication method for algainnpassb based devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/993,035 Ceased US5937274A (en) 1995-01-31 1997-12-18 Fabrication method for AlGaIn NPAsSb based devices

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/334,709 Expired - Lifetime USRE41336E1 (en) 1995-01-31 2003-01-02 Fabrication method for algainnpassb based devices

Country Status (1)

Country Link
US (3) US5937274A (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030138015A1 (en) * 1999-02-15 2003-07-24 Shunichi Sato Light-emitting semiconductor device producing red wavelength optical radiation
US20040057488A1 (en) * 2001-12-18 2004-03-25 Sharp Kabushiki Kaisha Semiconductor laser device and its manufacturing method, and optical disc reproducing and recording apparatus
US20040137663A1 (en) * 2002-07-22 2004-07-15 Amer Maher S Method of reducing internal stress in materials
US20050224839A1 (en) * 2004-03-29 2005-10-13 Mitsubishi Denki Kabushiki Kaisha Avalanche photodiode
US20070051979A1 (en) * 2005-09-02 2007-03-08 The Furukawa Electric Co, Ltd. Semiconductor device
US20070194344A1 (en) * 2006-02-20 2007-08-23 Lg Innotek Co., Ltd. Nitride semiconductor light-emitting device and method for manufacturing the same
FR2908925A1 (en) * 2006-11-17 2008-05-23 St Microelectronics Sa III-IV type component i.e. gallium nitride, integrating method for e.g. LED, involves forming intermediate layer on host zones, suppressing masking and polycrystalline layers, and integrating structures on non host zones
US20080181267A1 (en) * 2007-01-31 2008-07-31 Seiko Epson Corporation Optical device and method for manufacturing the same
US20130082801A1 (en) * 2011-09-29 2013-04-04 Broadcom Corporation Signal distribution and radiation in a wireless enabled integrated circuit (ic) using a leaky waveguide
US9075105B2 (en) 2011-09-29 2015-07-07 Broadcom Corporation Passive probing of various locations in a wireless enabled integrated circuit (IC)
US9318785B2 (en) 2011-09-29 2016-04-19 Broadcom Corporation Apparatus for reconfiguring an integrated waveguide
US9570420B2 (en) 2011-09-29 2017-02-14 Broadcom Corporation Wireless communicating among vertically arranged integrated circuits (ICs) in a semiconductor package

Families Citing this family (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6130147A (en) * 1994-04-07 2000-10-10 Sdl, Inc. Methods for forming group III-V arsenide-nitride semiconductor materials
US6233264B1 (en) * 1996-08-27 2001-05-15 Ricoh Company, Ltd. Optical semiconductor device having an active layer containing N
KR100400808B1 (en) * 1997-06-24 2003-10-08 매사츄세츠 인스티튜트 오브 테크놀러지 CONTROLLING THREADING DISLOCATION DENSITIES IN Ge ON Si USING GRADED GeSi LAYERS AND PLANARIZATION
US6884291B1 (en) * 1998-04-13 2005-04-26 Ricoh Company, Ltd. Laser diode having an active layer containing N and operable in a 0.6 μm wavelength band
US6563851B1 (en) * 1998-04-13 2003-05-13 Ricoh Company, Ltd. Laser diode having an active layer containing N and operable in a 0.6 μm wavelength band
US7384479B2 (en) * 1998-04-13 2008-06-10 Ricoh Company, Ltd. Laser diode having an active layer containing N and operable in a 0.6 μm wavelength
US6821806B1 (en) * 1998-09-11 2004-11-23 Sharp Kabushiki Kaisha Method for forming compound semiconductor layer and compound semiconductor apparatus
US6693033B2 (en) 2000-02-10 2004-02-17 Motorola, Inc. Method of removing an amorphous oxide from a monocrystalline surface
US20020158253A1 (en) * 2000-02-21 2002-10-31 Tetsuji Moku Light-emitting semiconductor device and method of fabrication
US6731585B2 (en) * 2000-03-03 2004-05-04 Matsushita Electric Industrial Co., Ltd. Optical pick-up head with semiconductor laser
JP3689615B2 (en) * 2000-03-29 2005-08-31 キヤノン株式会社 Photoelectric fusion device having a three-dimensional shape
US6501973B1 (en) 2000-06-30 2002-12-31 Motorola, Inc. Apparatus and method for measuring selected physical condition of an animate subject
US6555946B1 (en) 2000-07-24 2003-04-29 Motorola, Inc. Acoustic wave device and process for forming the same
AU2001277001A1 (en) * 2000-07-24 2002-02-05 Motorola, Inc. Heterojunction tunneling diodes and process for fabricating same
TW513810B (en) * 2000-07-24 2002-12-11 Motorola Inc Field effect transistor and process for fabricating same
US6590236B1 (en) 2000-07-24 2003-07-08 Motorola, Inc. Semiconductor structure for use with high-frequency signals
US6677655B2 (en) * 2000-08-04 2004-01-13 Amberwave Systems Corporation Silicon wafer with embedded optoelectronic material for monolithic OEIC
JP2002075880A (en) * 2000-09-01 2002-03-15 Sanyo Electric Co Ltd Method for forming nitride-based semiconductor layer and method for manufacturing nitride-based semiconductor device
US6493497B1 (en) 2000-09-26 2002-12-10 Motorola, Inc. Electro-optic structure and process for fabricating same
US6638838B1 (en) 2000-10-02 2003-10-28 Motorola, Inc. Semiconductor structure including a partially annealed layer and method of forming the same
JP2002151786A (en) * 2000-11-10 2002-05-24 Sharp Corp Semiconductor laser device
US6501121B1 (en) 2000-11-15 2002-12-31 Motorola, Inc. Semiconductor structure
US6559471B2 (en) * 2000-12-08 2003-05-06 Motorola, Inc. Quantum well infrared photodetector and method for fabricating same
AU2002231019A1 (en) 2000-12-15 2002-06-24 Stanford University Laser diode with nitrogen incorporating barrier
JP3652252B2 (en) * 2001-01-17 2005-05-25 キヤノン株式会社 Semiconductor optical device
US6673646B2 (en) 2001-02-28 2004-01-06 Motorola, Inc. Growth of compound semiconductor structures on patterned oxide films and process for fabricating same
US6709989B2 (en) 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US6646293B2 (en) 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
US6693298B2 (en) 2001-07-20 2004-02-17 Motorola, Inc. Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same
US6667196B2 (en) 2001-07-25 2003-12-23 Motorola, Inc. Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method
US6850081B1 (en) 2001-07-26 2005-02-01 Advanced Micro Devices, Inc. Semiconductor die analysis via fiber optic communication
US6639249B2 (en) 2001-08-06 2003-10-28 Motorola, Inc. Structure and method for fabrication for a solid-state lighting device
US6589856B2 (en) 2001-08-06 2003-07-08 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices
US6673667B2 (en) 2001-08-15 2004-01-06 Motorola, Inc. Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials
JP2003168818A (en) * 2001-09-18 2003-06-13 Anritsu Corp Order mesa type avalanche photodiode and its fabricating method
GB2381656A (en) * 2001-11-01 2003-05-07 Bookham Technology Plc Hybridised laser transmitters
US6635506B2 (en) 2001-11-07 2003-10-21 International Business Machines Corporation Method of fabricating micro-electromechanical switches on CMOS compatible substrates
US7072557B2 (en) * 2001-12-21 2006-07-04 Infinera Corporation InP-based photonic integrated circuits with Al-containing waveguide cores and InP-based array waveguide gratings (AWGs) and avalanche photodiodes (APDs) and other optical components containing an InAlGaAs waveguide core
WO2004012243A2 (en) * 2002-07-29 2004-02-05 Amberwave Systems Selective placement of dislocation arrays
US20040161006A1 (en) * 2003-02-18 2004-08-19 Ying-Lan Chang Method and apparatus for improving wavelength stability for InGaAsN devices
JP2005294394A (en) * 2004-03-31 2005-10-20 Toyoda Gosei Co Ltd Semiconductor laser and manufacturing method thereof
WO2005117143A1 (en) * 2004-05-24 2005-12-08 University Of Surrey Semiconductor device and method of manufacture
EP1782481A1 (en) * 2004-07-28 2007-05-09 Quantum Semiconductor, LLC Photonic devices monolithically integrated with cmos
CA2581614A1 (en) * 2004-10-01 2006-04-13 Finisar Corporation Vertical cavity surface emitting laser having multiple top-side contacts
US7860137B2 (en) 2004-10-01 2010-12-28 Finisar Corporation Vertical cavity surface emitting laser with undoped top mirror
WO2006071328A2 (en) * 2004-10-08 2006-07-06 The Regents Of The University Of California High efficiency light-emitting diodes
US7109051B2 (en) * 2004-11-15 2006-09-19 Freescale Semiconductor, Inc. Method of integrating optical devices and electronic devices on an integrated circuit
US7241437B2 (en) * 2004-12-30 2007-07-10 3M Innovative Properties Company Zirconia particles
DE102005004582A1 (en) * 2005-01-26 2006-07-27 Philipps-Universität Marburg III/V Semiconductor, useful to prepare e.g. luminescence diode, vertical external cavity surface emitting laser diode, modulator structure or detector structure, comprises a semiconducting metal composition
CA2594947C (en) * 2005-01-26 2015-11-24 Bernardette Kunert Iii/v semiconductor
US20080191240A1 (en) * 2005-05-18 2008-08-14 Mitsubishi Electric Corporation Avalanche Photo Diode
US7443561B2 (en) * 2005-06-08 2008-10-28 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Deep quantum well electro-absorption modulator
US7473939B2 (en) * 2006-01-06 2009-01-06 Formosa Epitaxy Incorporation Light-emitting diode structure with transparent window covering layer of multiple films
DE102011016366B4 (en) 2011-04-07 2018-09-06 Nasp Iii/V Gmbh III / V-Si template, its use and process for its preparation
US10115764B2 (en) * 2011-08-15 2018-10-30 Raytheon Company Multi-band position sensitive imaging arrays
US9595438B2 (en) 2011-09-12 2017-03-14 Nasp Iii/V Gmbh Method for producing a III/V Si template
US9177992B2 (en) * 2013-01-09 2015-11-03 Nthdegree Technologies Worldwide Inc. Active LED module with LED and transistor formed on same substrate
KR102019858B1 (en) * 2013-07-18 2019-09-09 엘지이노텍 주식회사 Light emitting device and lighting system
US9413140B2 (en) * 2013-12-19 2016-08-09 Taiwan Semiconductor Manufacturing Company Limited Semiconductor arrangement and formation thereof
US10032950B2 (en) * 2016-02-22 2018-07-24 University Of Virginia Patent Foundation AllnAsSb avalanche photodiode and related method thereof
CN107195744B (en) * 2016-03-15 2020-03-27 光宝光电(常州)有限公司 Deep ultraviolet light emitting diode chip
US12057332B2 (en) * 2016-07-12 2024-08-06 Ayar Labs, Inc. Wafer-level etching methods for planar photonics circuits and devices
JP7094082B2 (en) * 2017-06-14 2022-07-01 日本ルメンタム株式会社 Optical semiconductor devices, optical subassemblies, and optical modules
US11575055B2 (en) * 2019-07-15 2023-02-07 SLT Technologies, Inc Methods for coupling of optical fibers to a power photodiode
US11569398B2 (en) 2019-07-15 2023-01-31 SLT Technologies, Inc Power photodiode structures and devices
CN114207845B (en) 2019-07-15 2024-08-20 Slt科技公司 Power photodiode structure, method of manufacture, and method of use
US11271023B2 (en) * 2019-07-24 2022-03-08 Government Of The United States Of America, As Represented By The Secretary Of Commerce Quantum waveguide infrared photodetector
US11296482B2 (en) 2020-01-10 2022-04-05 Newport Fab, Llc Semiconductor structure having group III-V chiplet on group IV substrate and cavity in proximity to heating element
US11581452B2 (en) 2020-01-10 2023-02-14 Newport Fab, Llc Semiconductor structure having group III-V device on group IV substrate and contacts with precursor stacks
US11349280B2 (en) 2020-01-10 2022-05-31 Newport Fab, Llc Semiconductor structure having group III-V device on group IV substrate
US11929442B2 (en) * 2020-01-10 2024-03-12 Newport Fab, Llc Structure and method for process control monitoring for group III-V devices integrated with group IV substrate
US11545587B2 (en) 2020-01-10 2023-01-03 Newport Fab, Llc Semiconductor structure having group III-V device on group IV substrate and contacts with liner stacks

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4750183A (en) * 1986-02-19 1988-06-07 Sharp Kabushiki Kaisha Semiconductor laser device
JPH01211912A (en) * 1988-02-18 1989-08-25 Nec Corp Semiconductor substrate
US4905246A (en) * 1987-12-29 1990-02-27 Sharp Kabushiki Kaisha Semiconductor laser device
US4999844A (en) * 1988-04-15 1991-03-12 Omron Tateisi Electronics Co. Semiconductor quantum well laser
US5173751A (en) * 1991-01-21 1992-12-22 Pioneer Electronic Corporation Semiconductor light emitting device
US5244749A (en) * 1992-08-03 1993-09-14 At&T Bell Laboratories Article comprising an epitaxial multilayer mirror
US5309467A (en) * 1991-10-08 1994-05-03 Nec Corporation Semiconductor laser with InGaAs or InGaAsP active layer
US5383211A (en) * 1993-11-02 1995-01-17 Xerox Corporation TM-polarized laser emitter using III-V alloy with nitrogen
JPH07154023A (en) * 1993-11-29 1995-06-16 Fujitsu Ltd Semiconductor laser
US5491710A (en) * 1994-05-05 1996-02-13 Cornell Research Foundation, Inc. Strain-compensated multiple quantum well laser structures
US5633192A (en) * 1991-03-18 1997-05-27 Boston University Method for epitaxially growing gallium nitride layers

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5384586A (en) 1976-12-29 1978-07-26 Fujitsu Ltd Optical integrated circuit
JPS61289678A (en) 1985-06-18 1986-12-19 Fujitsu Ltd Avalanche photo diode
JPS6214465A (en) 1985-07-12 1987-01-23 Oki Electric Ind Co Ltd Monolithic photo-electronic integrated circuit
JPH0738460B2 (en) 1985-12-27 1995-04-26 オムロン株式会社 Semiconductor light emitting element
JP2809691B2 (en) 1989-04-28 1998-10-15 株式会社東芝 Semiconductor laser
JP2564024B2 (en) 1990-07-09 1996-12-18 シャープ株式会社 Compound semiconductor light emitting device
JPH0831419B2 (en) 1990-12-25 1996-03-27 名古屋大学長 Method for producing compound semiconductor single crystal on single crystal silicon substrate
JP3160914B2 (en) 1990-12-26 2001-04-25 豊田合成株式会社 Gallium nitride based compound semiconductor laser diode
JPH04236477A (en) 1991-01-21 1992-08-25 Pioneer Electron Corp Semiconductor light emitting element

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4750183A (en) * 1986-02-19 1988-06-07 Sharp Kabushiki Kaisha Semiconductor laser device
US4905246A (en) * 1987-12-29 1990-02-27 Sharp Kabushiki Kaisha Semiconductor laser device
JPH01211912A (en) * 1988-02-18 1989-08-25 Nec Corp Semiconductor substrate
US4999844A (en) * 1988-04-15 1991-03-12 Omron Tateisi Electronics Co. Semiconductor quantum well laser
US5173751A (en) * 1991-01-21 1992-12-22 Pioneer Electronic Corporation Semiconductor light emitting device
US5633192A (en) * 1991-03-18 1997-05-27 Boston University Method for epitaxially growing gallium nitride layers
US5309467A (en) * 1991-10-08 1994-05-03 Nec Corporation Semiconductor laser with InGaAs or InGaAsP active layer
US5244749A (en) * 1992-08-03 1993-09-14 At&T Bell Laboratories Article comprising an epitaxial multilayer mirror
US5383211A (en) * 1993-11-02 1995-01-17 Xerox Corporation TM-polarized laser emitter using III-V alloy with nitrogen
JPH07154023A (en) * 1993-11-29 1995-06-16 Fujitsu Ltd Semiconductor laser
US5491710A (en) * 1994-05-05 1996-02-13 Cornell Research Foundation, Inc. Strain-compensated multiple quantum well laser structures

Non-Patent Citations (10)

* Cited by examiner, † Cited by third party
Title
"Gallium arsenide and other compound semiconductors on silicon" by S. F. Fang, et al., J. Appl. Phys. 68(7), Oct. 1, 1990.* *
"Heterostructure Lasers" by H. C. Casey, Jr. et al., Academic Press, New York, 1978, pp. 8-9.* *
"Luminescence quenching and the formation of the Gap1-xNx alloy in Gap with increasing nitrogen content" by J. N. Baillargeon, et al., Appl. Phys. Lett. vol. 60, pp. 2540-2442, 1992.* *
"Red Shift of Photoluminescence and Absorption in Dilute GaAsN Alloy Lasers" by Markus Weyers, et al., Jpn. Appl. Phys. vol. 31, pp. L853-855, 1992.* *
"Semiconductor lasers on Si substrates using the technology of bonding by atomic rearrangement", by Y. H. Lo, et al., Appl. Phys. Lett., vol. 62, pp. 1038-1040, 1993.* *
C. Zah, et al., "High-Performance Uncooled 1.3-mum AlxGayIn1-x-yAs/InP Strained-layer Quantum-Well Lasers for Subscriber Loop Applications", IEEE Journal of Quantum Electronics, vol. 30, No. 2, pp. 511-523.* *
C. Zah, et al., "High-Performance Uncooled 1.3-μm AlxGayIn1-x-yAs/InP Strained-layer Quantum-Well Lasers for Subscriber Loop Applications", IEEE Journal of Quantum Electronics, vol. 30, No. 2, pp. 511-523.*
M. Kondow, et al., "A Novel Material of GaInNAs for Long-Wavelength-Range Laser Diodes with Excellent High-Temperature Performance", Extended Abstract of the 1995 Int'l. Conference on Solid State Devices and Materials, pp. 1016-1018. *
M. Sagawa, et al., "Advantages of InGaAsP Separate Confinement Layer in 0.98 mum InGaAs/GaAs/InGaP Strained DOW Lasers for High Power Operation at High Temperature", Electronics Letters, vol. 28, No. 17, pp. 1639-1640.* *
M. Sagawa, et al., "Advantages of InGaAsP Separate Confinement Layer in 0.98 μm InGaAs/GaAs/InGaP Strained DOW Lasers for High Power Operation at High Temperature", Electronics Letters, vol. 28, No. 17, pp. 1639-1640.*

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6829271B2 (en) * 1999-02-15 2004-12-07 Ricoh Company, Ltd. Light-emitting semiconductor device producing red wavelength optical radiation
US20030138015A1 (en) * 1999-02-15 2003-07-24 Shunichi Sato Light-emitting semiconductor device producing red wavelength optical radiation
US20040057488A1 (en) * 2001-12-18 2004-03-25 Sharp Kabushiki Kaisha Semiconductor laser device and its manufacturing method, and optical disc reproducing and recording apparatus
US7098064B2 (en) * 2001-12-18 2006-08-29 Sharp Kabushiki Kaisha Semiconductor laser device and its manufacturing method, and optical disc reproducing and recording apparatus
US20040137663A1 (en) * 2002-07-22 2004-07-15 Amer Maher S Method of reducing internal stress in materials
US6893986B2 (en) * 2002-07-22 2005-05-17 Wright State University Method of reducing internal stress in materials
US7462889B2 (en) * 2004-03-29 2008-12-09 Mitsubishi Denki Kabushiki Kaisha Avalanche photodiode
US20050224839A1 (en) * 2004-03-29 2005-10-13 Mitsubishi Denki Kabushiki Kaisha Avalanche photodiode
US20070051979A1 (en) * 2005-09-02 2007-03-08 The Furukawa Electric Co, Ltd. Semiconductor device
US8525225B2 (en) * 2005-09-02 2013-09-03 The Furukawa Electric Co., Ltd. Semiconductor device
US20070194344A1 (en) * 2006-02-20 2007-08-23 Lg Innotek Co., Ltd. Nitride semiconductor light-emitting device and method for manufacturing the same
US7868350B2 (en) * 2006-02-20 2011-01-11 Lg Innotek Co., Ltd. Nitride semiconductor light-emitting device and method for manufacturing the same
US20080149936A1 (en) * 2006-11-17 2008-06-26 Stmicroelectronics Sa Process for integratng a iii-n type component on a (001) nominal silicium substrate
US7785991B2 (en) 2006-11-17 2010-08-31 Stmicroelectronics Sa Process for integrating a III-N type component on a (001) nominal silicium substrate
FR2908925A1 (en) * 2006-11-17 2008-05-23 St Microelectronics Sa III-IV type component i.e. gallium nitride, integrating method for e.g. LED, involves forming intermediate layer on host zones, suppressing masking and polycrystalline layers, and integrating structures on non host zones
US20080181267A1 (en) * 2007-01-31 2008-07-31 Seiko Epson Corporation Optical device and method for manufacturing the same
US20130082801A1 (en) * 2011-09-29 2013-04-04 Broadcom Corporation Signal distribution and radiation in a wireless enabled integrated circuit (ic) using a leaky waveguide
US8670638B2 (en) * 2011-09-29 2014-03-11 Broadcom Corporation Signal distribution and radiation in a wireless enabled integrated circuit (IC) using a leaky waveguide
US9075105B2 (en) 2011-09-29 2015-07-07 Broadcom Corporation Passive probing of various locations in a wireless enabled integrated circuit (IC)
US9318785B2 (en) 2011-09-29 2016-04-19 Broadcom Corporation Apparatus for reconfiguring an integrated waveguide
US9570420B2 (en) 2011-09-29 2017-02-14 Broadcom Corporation Wireless communicating among vertically arranged integrated circuits (ICs) in a semiconductor package

Also Published As

Publication number Publication date
US5937274A (en) 1999-08-10
USRE41336E1 (en) 2010-05-18

Similar Documents

Publication Publication Date Title
USRE38072E1 (en) Fabrication method for AlGaInNPAsSb based devices
JP3425185B2 (en) Semiconductor element
US5838029A (en) GaN-type light emitting device formed on a silicon substrate
US5293050A (en) Semiconductor quantum dot light emitting/detecting devices
US4639275A (en) Forming disordered layer by controlled diffusion in heterojunction III-V semiconductor
US4963508A (en) Method of making an epitaxial gallium arsenide semiconductor wafer using a strained layer superlattice
US7101444B2 (en) Defect-free semiconductor templates for epitaxial growth
US8410523B2 (en) Misfit dislocation forming interfacial self-assembly for growth of highly-mismatched III-SB alloys
TWI427830B (en) Method of making photonic device
US4855255A (en) Tapered laser or waveguide optoelectronic method
GB2335792A (en) Opto-electronic integrated circuit
US20070160100A1 (en) Misfit dislocation forming interfacial self-assembly for growth of highly-mismatched III-Sb alloys
US7588954B2 (en) InGaAs/GaAs lasers on silicon produced by LEPECVD and MOCVD
US5942771A (en) Semiconductor photodetector
JP2969979B2 (en) Semiconductor structures for optoelectronic components
JP3406376B2 (en) Method for manufacturing compound semiconductor device
US5571748A (en) Methods for producing compound semiconductor devices
US5585306A (en) Methods for producing compound semiconductor devices
JPH0834338B2 (en) Semiconductor laser
JP2876543B2 (en) Semiconductor device and manufacturing method thereof
JPH10125894A (en) Photoelectronic integrated circuit and its manufacture
KR100229437B1 (en) Fabricating method of optical switch device with an intrinsic multiple quantum well and optical switching device made by that
Nishibe et al. Entirely VPE-grown 1-5μm DFB lasers with low threshold currents
KR950009630B1 (en) Manufacturing method of optical switching device array
JP2004259857A (en) Semiconductor device, method for manufacturing same, and applied system using same

Legal Events

Date Code Title Description
CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12