US9698055B2 - Semiconductor fin structures and methods for forming the same - Google Patents

Semiconductor fin structures and methods for forming the same Download PDF

Info

Publication number
US9698055B2
US9698055B2 US14/876,398 US201514876398A US9698055B2 US 9698055 B2 US9698055 B2 US 9698055B2 US 201514876398 A US201514876398 A US 201514876398A US 9698055 B2 US9698055 B2 US 9698055B2
Authority
US
United States
Prior art keywords
sidewall portion
semiconductor strip
semiconductor
forming
slope
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/876,398
Other versions
US20160027903A1 (en
Inventor
Chia-Wei Chang
Ryan Chia-Jen Chen
Srisuda Thitinun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US14/876,398 priority Critical patent/US9698055B2/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, CHIA-WEI, CHEN, RYAN CHIA-JEN, THITINUN, SRISUDA
Publication of US20160027903A1 publication Critical patent/US20160027903A1/en
Application granted granted Critical
Publication of US9698055B2 publication Critical patent/US9698055B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
    • H01L29/7854—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection with rounded corners

Definitions

  • Fin Field-Effect Transistors were thus developed.
  • the FinFETs include vertical semiconductor fins above a substrate.
  • the semiconductor fins are used to form source and drain regions and channel regions between the source and drain regions. Shallow Trench Isolation (STI) regions are formed to define the semiconductor fins.
  • the FinFETs also include gate stacks, which are formed on the sidewalls and the top surfaces of the semiconductor fins.
  • the formations of the semiconductor fins and the STI regions face several problems.
  • the pattern loading effect may result in the profiles and the widths of the semiconductor fins to vary significantly from fin to fin, and from wafer to wafer, resulting in a performance variation in FinFETs.
  • FIGS. 1 through 9 are cross-sectional views of intermediate stages in the manufacturing of semiconductor fins in accordance with some exemplary embodiments
  • FIGS. 10 and 11 illustrate the cross-sectional views of semiconductor fins having different profiles in accordance with some alternative embodiments.
  • FIG. 12 illustrates a cross-sectional view of a Fin Field-Effect Transistor (FinFET) in accordance with some exemplary embodiments.
  • FinFET Fin Field-Effect Transistor
  • Semiconductor fins and the method of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the semiconductor fins are illustrated. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
  • semiconductor substrate 20 which is a part of semiconductor wafer 100 , is provided.
  • semiconductor substrate 20 includes crystalline silicon.
  • Other commonly used materials such as carbon, germanium, gallium, boron, arsenic, nitrogen, indium, and/or phosphorus, and the like, may also be included in semiconductor substrate 20 .
  • Semiconductor substrate 20 may be a bulk substrate or a Semiconductor-On-Insulator (SOI) substrate.
  • SOI Semiconductor-On-Insulator
  • Pad layer 22 and mask layer 24 are formed on semiconductor substrate 20 .
  • Pad layer 22 may be a thin film comprising silicon oxide formed, for example, using a thermal oxidation process.
  • Pad layer 22 may act as an adhesion layer between semiconductor substrate 20 and mask layer 24 .
  • Pad layer 22 may also act as an etch stop layer for etching mask layer 24 .
  • mask layer 24 is formed of silicon nitride, for example, using Low-Pressure Chemical Vapor Deposition (LPCVD).
  • LPCVD Low-Pressure Chemical Vapor Deposition
  • mask layer 24 is formed by thermal nitridation of silicon, Plasma Enhanced Chemical Vapor Deposition (PECVD), or plasma anodic nitridation.
  • PECVD Plasma Enhanced Chemical Vapor Deposition
  • Mask layer 24 is used as a hard mask during subsequent photolithography processes.
  • additional layers such as an amorphous carbon layer, an oxide layer, or multi-layers thereof, may be formed over mask layer 24 .
  • the oxide layer may be formed using PECVD, for example, although other methods such as Atomic Layer Deposition (ALD) may also be used.
  • Patterned mask 26 is formed over mask layer 24 and the additional layers 25 , if any, wherein openings 28 are formed in patterned mask 26 .
  • mask layer 26 is formed of a photo resist.
  • patterned mask 26 is formed of other dielectric materials such as oxide, which may be formed using, for example, self-aligned double patterning process.
  • mandrel patterns (not shown) are first formed, and a conformal dielectric layer is formed and patterned as the spacers on the mandrel patterns.
  • the vertical portions of the dielectric layer form the spacers, which are the patterned mask 26 .
  • the horizontal portions of the dielectric layer are removed in the patterning.
  • layers 22 , 24 , and 25 are etched through openings 28 , exposing underlying semiconductor substrate 20 .
  • the exposed semiconductor substrate 20 is then etched, forming trenches 32 .
  • the etching step in FIG. 2 is sometimes referred to as a fin etch step since the general sizes and positions of the semiconductor fins 42 ( FIG. 9 ) are defined by this step.
  • depth D 1 of trenches 32 may be between about 10 nm and about 60 nm. It is appreciated, however, that the values recited throughout the description are merely examples, and may be changed to different values. Depth D 1 is also greater than the height of semiconductor fin 42 ( FIG. 9 ).
  • Trenches 32 may be strips (when viewed in the top view of wafer 100 ) that are parallel to each other, and closely located from each other.
  • the etching of semiconductor substrate 20 is performed using, for example, CF 4 , wherein a dry etching is used.
  • protection layer 34 is deposited, and is formed on the exposed surfaces of wafer 100 .
  • protection layer 34 includes vertical portions on the sidewalls of layers 22 , 24 , and 25 .
  • Protection layer 34 also includes horizontal portions on the top surface of layer 25 and the exposed top surfaces of semiconductor substrate 20 .
  • protection layer 34 comprises silicon oxide, although other materials that have high etching selectivity values (for example, greater than about 50) may also be used.
  • the etching selectivity is the ratio of the etching rate of substrate 20 to the etching rate of silicon oxide in some embodiments.
  • Protection layer 34 may be a substantially conformal layer, with the thicknesses of its horizontal portions substantially equal to the thicknesses of its vertical portions.
  • Thickness T 1 (which may be the thickness of the vertical portions) of protection layer 34 may be between about 1 nm and about 10 nm, for example.
  • the available methods for forming protection layer 34 include Chemical Vapor Deposition (CVD) methods, Atomic Layer Deposition (ALD), and the like.
  • FIG. 4 illustrates the removal of the horizontal portions of protection layer 34 .
  • the remaining portions of protection layer 34 ( FIG. 3 ) form spacers 36 , which are on the sidewalls of layers 22 , 24 , and 25 and semiconductor strips 30 .
  • the removal of the horizontal portions of protection layer 34 is achieved using an anisotropic etching process, which may also be a dry etching process in some exemplary embodiments.
  • a second etching of semiconductor substrate 20 is performed to extend trenches 32 downwardly.
  • the etching step in FIG. 5 is sometimes referred to as Shallow Trench Isolation (STI) etch step since the general sizes and the depths of STI regions 40 ( FIG. 8 ) are defined by this step.
  • Semiconductor strips 30 are also extended downwardly due to the extension of trenches 32 .
  • the STI etch step may be performed using an etchant that has an etching selectivity higher than the etching selectivity in the step in FIG. 2 , wherein the etching selectivity is the ratio of the etching rate of substrate 20 to the etching rate of spacers 36 .
  • Depth D 2 of trenches 32 may be between about 60 nm and about 200 nm when the STI etch step is finished.
  • the etching is anisotropic, and hence the portions 30 B of semiconductor strips 30 , which portions 30 B are directly underlying spacers 36 , are protected from being etched.
  • Sidewalls 33 A of semiconductor strips 30 may be slightly tilted, or may be substantially vertical.
  • a wet clean process is performed to clean the surfaces of the structure in FIG. 5 .
  • the wet clean may be performed using chemicals such as sulfuric acid, ammonia water, hydrofluoric acid, and/or the like.
  • spacers 36 protect portions 30 B of semiconductor strips 30 from the damage of the chemicals that are used in the wet clean process. Hence, the profiles and the widths of portions 30 B are not changed by the wet clean process. Portions 30 B of semiconductor strips 30 may be used for forming FinFETs. Therefore, spacers 36 have the function of protect the fins.
  • spacers 36 are removed, for example, through an etching step, wherein an HF gas or a diluted HF solution may be used.
  • dielectric layer 25 comprises silicon oxide or other materials that are the same as the material of spacers 36
  • dielectric layer 25 may also be removed.
  • the resulting structure is shown in FIG. 6 .
  • spacers 36 are not removed, and are left in the final FinFET. As shown in FIG.
  • the sidewalls of semiconductor strips 30 may have discontinuity, wherein sidewall portions 30 A and sidewall portions 33 C are discontinued, and are connected by sidewall portions 30 B that have smaller slopes than sidewall portions 33 A and 33 C.
  • FIG. 7 illustrates the filling of dielectric material 38 .
  • dielectric material 38 includes a liner oxide (not shown) formed in trenches 32 ( FIG. 6 ) and on the sidewalls of semiconductor strips 30 .
  • the liner oxide may be a thermal oxide having a thickness between about 10 ⁇ to about 100 ⁇ , for example.
  • the remaining portions of trenches 32 are also filled by dielectric material 38 , which is filled to a level higher than the top surfaces of mask layer 24 .
  • the formation method of dielectric material 38 may be selected from Chemical Vapor Deposition (CVD), ALD, Flowable Chemical Vapor Deposition (FCVD), High Aspect-Ratio Process (HARP), High-Density Plasma CVD (HDPCVD), and the like.
  • CVD Chemical Vapor Deposition
  • ALD Flowable Chemical Vapor Deposition
  • FCVD Flowable Chemical Vapor Deposition
  • HTP High Aspect-Ratio Process
  • HDPCVD High-Density Plasma CVD
  • a planarization such as a Chemical Mechanical Polish (CMP) process is then performed, as shown in FIG. 8 , and hence STI regions 40 are formed, which include the remaining portions of dielectric material 38 .
  • CMP Chemical Mechanical Polish
  • mask layer 24 is used as the CMP stop layer, and hence the top surface of mask layer 24 is substantially level with the top surfaces of STI regions 40 .
  • Mask layer 24 is then removed.
  • Mask layer 24 if formed of silicon nitride, may be removed in a wet process using hot H 3 PO 4 .
  • STI regions 40 are recessed, and pad layer 22 is also removed. The portions of semiconductor strips 30 protruding over the top surfaces of the remaining STI regions 40 become semiconductor fins 42 .
  • the recessing of STI regions 40 may be performed using a dry etch process or a wet etch process. In some embodiments, the recessing of STI regions 40 is performed using a dry etch method, in which the process gases including NH 3 and HF are used.
  • the recessing of STI regions 40 is performed using a wet etch method, in which the etchant solution includes NF 3 and HF.
  • the recessing of STI regions 40 is performed using a dilution HF solution, which may have an HF concentration lower than about 1 percent.
  • the sidewall 33 (including portions 33 A, 33 B, 33 C, 33 D, and 33 E) of a semiconductor strip 30 may include two transition regions.
  • the first transition region is at a level below the top surfaces 40 A of STI regions 40 .
  • the first transition region includes sidewall portions 33 A, 33 C, and sidewall portions 33 B interconnecting portions 33 A and 33 C.
  • Sidewall portions 33 C have top ends substantially level with the top surfaces of STI regions 40 A.
  • Sidewall portions 33 A, 33 B, and 33 C have slopes S 1 , S 2 , and S 3 , respectively.
  • each of sidewall portions 33 A, 33 B, and 33 C may have a substantially uniform slope, which is equal to S 1 , S 2 , and S 3 , respectively.
  • the slope of a sidewall portion is the cotangent of the tilt angle of the respective sidewall portion, wherein the tilt angle is formed between the respective sidewall portion and a vertical line.
  • sidewall portion 33 A has slant angle ⁇
  • the slope S 1 of sidewall portion 33 A is the cotangent of tilt angle ⁇
  • slope S 2 is smaller than both slopes S 1 and S 3 .
  • slope S 2 is between about 0.5 and about 2, and slopes S 1 and S 3 are greater than about 30.
  • Slopes S 1 and S 3 may also be greater than about 30.
  • ratio S 2 /S 1 and ratio S 2 /S 3 may be smaller than about 2 ⁇ 3.
  • sidewalls 33 A, 33 B, and 33 C are not continuous.
  • Slopes S 1 and S 3 may be substantially equal to each other, although they may also be different from each other.
  • slope S 1 is smaller than slope S 3 .
  • the second transition region is at a level close to top surfaces 40 A of STI regions 40 .
  • the second transition region includes sidewall portions 33 C, 33 E, and sidewall portions 33 D connecting 33 C and 33 E.
  • Sidewall portions 33 D have bottom ends connected to the top ends of sidewall portions 33 C.
  • the bottom ends of sidewall portions 33 D may be substantially level with the top surfaces 40 A of STI regions 40 .
  • Sidewall portions 33 C, 33 D, and 33 E have slopes S 3 , S 4 , and S 5 , respectively.
  • the majority (for example, over 80 percent or 90 percent) of each of sidewall portions 33 D and sidewall portions 33 E may have a substantially uniform slope, which are equal to S 4 and S 5 , respectively.
  • slope S 4 is smaller than both slopes S 3 and S 5 .
  • slope S 4 is between about 0.5 and about 3, and slopes S 3 and S 5 are greater than about 30.
  • ratio S 4 /S 3 and ratio S 4 /S 5 may be smaller than about 0.1.
  • edge strips 30 - 1 and 30 - 4 which are the outmost strips of a group of closely located strips 30 , have a substantially symmetric profile, with the opposite sidewalls of the same strip both include two transition regions.
  • the inner strips 30 - 2 and 30 - 3 also have symmetric profiles.
  • edge strips 30 - 1 and 30 - 4 may have non-symmetric sidewalls.
  • the left sidewall of edge strip 30 - 1 has two transition regions
  • the right sidewall of edge strip 30 - 1 has the transition region at top surfaces 40 A of STI regions 40 , and does not have the transition region inside STI regions 40 .
  • the inner strips such as strips 30 - 2 and 30 - 3 may have two transition regions in each of the opposite sidewalls.
  • FIG. 11 illustrates some embodiments similar to the embodiments in FIG. 9 , except that the slopes of the sidewalls of strips 30 are more vertical than in FIG. 9 .
  • sidewalls 33 E are substantially vertical, while sidewalls 33 A are sloped.
  • FIG. 12 illustrates the formation of FinFETs 44 , which may be formed from the structure shown in either one of FIGS. 9 through 11 .
  • gate dielectric 48 is formed to cover the top surfaces and sidewalls of fins 42 .
  • Gate dielectric 48 may be formed through a thermal oxidation process, and hence may include thermal silicon oxide.
  • gate dielectric 48 may be formed through a deposition step, and may comprise high-k dielectric materials.
  • Gate electrode 50 is then formed on gate dielectric 48 .
  • gate electrode 50 covers more than one fin 42 , so that the resulting FinFET 44 comprises more than one fin 42 .
  • each of fins 42 may be used to form one FinFET.
  • Gate dielectric 48 and gate electrode 50 may be formed using a gate-first approach or a gate last approach. The details of the gate-first approach or a gate-last approach are not described herein.
  • the sidewall profile of the fins that are used for forming FinFETs are protected from the attack in the clean steps.
  • the spacers may also protect the inner fins, which are not cut, from the damage caused by additional cleaning processes that are performed after the fin cut.
  • an integrated circuit structure includes a semiconductor substrate, an insulation region extending into the semiconductor substrate, and a semiconductor strip between two opposite portions of the insulation region.
  • the semiconductor strip includes an upper portion higher than top surfaces of the insulation regions and a lower portion in the insulation region.
  • the lower portion has a sidewall including a first sidewall portion having a first slope and a second sidewall portion over and connected to the first sidewall portion.
  • the second sidewall portion has a second slope smaller than the first slope.
  • an integrated circuit structure includes a semiconductor substrate, an STI region extending into the semiconductor substrate, and a semiconductor strip between opposite portions of the STI region.
  • the semiconductor strip has a sidewall on a side of the semiconductor strip.
  • the sidewall includes a first sidewall portion having a first slope, a second sidewall portion over the first sidewall portion and having a second slope, and a third sidewall portion over the second sidewall portion and having a third slope.
  • the second sidewall portion interconnects the first and the third sidewall portions, and wherein the second slope is smaller than the first and the third slopes.
  • a method includes etching a semiconductor substrate to form a semiconductor strip, wherein trenches are formed in the semiconductor substrate, and wherein the trenches are on opposite sidewalls of the semiconductor strip.
  • a spacer is formed on a sidewall of the semiconductor strip.
  • the method further includes using the spacer as an etching mask to extend the trenches down into the semiconductor substrate, wherein the semiconductor substrate is etched.
  • a dielectric material is filled into the trenches.
  • the dielectric material is planarized to form insulation regions in the trenches. The insulation regions are recessed. After the recessing, top surfaces of the insulation regions are lower than a top surface of the semiconductor strip.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)

Abstract

A method includes etching a semiconductor substrate to form a semiconductor strip and trenches on opposite sidewalls of the semiconductor strip. A spacer is formed on a sidewall of the semiconductor strip which is used as an etching mask to extend the trenches down into the semiconductor substrate. A dielectric material is filled into the trenches and then planarized to form insulation regions in the trenches. The insulation regions are recessed. After the recessing, top surfaces of the insulation regions are lower than a top surface of the semiconductor strip and a gate structure may be formed thereon.

Description

PRIORITY DATA
The present application is a divisional application of U.S. patent application Ser. No. 13/789,831, filed Mar. 8, 2013, entitled “SEMICONDUCTOR FIN STRUCTURES AND METHODS FOR FORMING THE SAME”, incorporated herein by reference in its entirety.
BACKGROUND
With the increasing down-scaling of integrated circuits and the increasingly demanding requirements to the speed of integrated circuits, transistors need to have higher drive currents with increasingly smaller dimensions. Fin Field-Effect Transistors (FinFETs) were thus developed. The FinFETs include vertical semiconductor fins above a substrate. The semiconductor fins are used to form source and drain regions and channel regions between the source and drain regions. Shallow Trench Isolation (STI) regions are formed to define the semiconductor fins. The FinFETs also include gate stacks, which are formed on the sidewalls and the top surfaces of the semiconductor fins.
Due to the high density and the high aspect ratio of the fins and the STI regions, the formations of the semiconductor fins and the STI regions face several problems. For example, the pattern loading effect may result in the profiles and the widths of the semiconductor fins to vary significantly from fin to fin, and from wafer to wafer, resulting in a performance variation in FinFETs.
BRIEF DESCRIPTION OF THE DRAWINGS
For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
FIGS. 1 through 9 are cross-sectional views of intermediate stages in the manufacturing of semiconductor fins in accordance with some exemplary embodiments;
FIGS. 10 and 11 illustrate the cross-sectional views of semiconductor fins having different profiles in accordance with some alternative embodiments; and
FIG. 12 illustrates a cross-sectional view of a Fin Field-Effect Transistor (FinFET) in accordance with some exemplary embodiments.
 DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are illustrative, and do not limit the scope of the disclosure.
Semiconductor fins and the method of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the semiconductor fins are illustrated. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.
Referring to FIG. 1, semiconductor substrate 20, which is a part of semiconductor wafer 100, is provided. In some embodiments, semiconductor substrate 20 includes crystalline silicon. Other commonly used materials, such as carbon, germanium, gallium, boron, arsenic, nitrogen, indium, and/or phosphorus, and the like, may also be included in semiconductor substrate 20. Semiconductor substrate 20 may be a bulk substrate or a Semiconductor-On-Insulator (SOI) substrate.
Pad layer 22 and mask layer 24 are formed on semiconductor substrate 20. Pad layer 22 may be a thin film comprising silicon oxide formed, for example, using a thermal oxidation process. Pad layer 22 may act as an adhesion layer between semiconductor substrate 20 and mask layer 24. Pad layer 22 may also act as an etch stop layer for etching mask layer 24. In some embodiments, mask layer 24 is formed of silicon nitride, for example, using Low-Pressure Chemical Vapor Deposition (LPCVD). In other embodiments, mask layer 24 is formed by thermal nitridation of silicon, Plasma Enhanced Chemical Vapor Deposition (PECVD), or plasma anodic nitridation. Mask layer 24 is used as a hard mask during subsequent photolithography processes.
In some embodiments, additional layers (represented by layer 25) such as an amorphous carbon layer, an oxide layer, or multi-layers thereof, may be formed over mask layer 24. The oxide layer may be formed using PECVD, for example, although other methods such as Atomic Layer Deposition (ALD) may also be used. Patterned mask 26 is formed over mask layer 24 and the additional layers 25, if any, wherein openings 28 are formed in patterned mask 26. In some embodiments, mask layer 26 is formed of a photo resist. In alternative embodiments, patterned mask 26 is formed of other dielectric materials such as oxide, which may be formed using, for example, self-aligned double patterning process. In the self-aligned double patterning process, mandrel patterns (not shown) are first formed, and a conformal dielectric layer is formed and patterned as the spacers on the mandrel patterns. The vertical portions of the dielectric layer form the spacers, which are the patterned mask 26. The horizontal portions of the dielectric layer are removed in the patterning.
Referring to FIG. 2, layers 22, 24, and 25 are etched through openings 28, exposing underlying semiconductor substrate 20. The exposed semiconductor substrate 20 is then etched, forming trenches 32. The etching step in FIG. 2 is sometimes referred to as a fin etch step since the general sizes and positions of the semiconductor fins 42 (FIG. 9) are defined by this step. As shown in FIG. 2, depth D1 of trenches 32 may be between about 10 nm and about 60 nm. It is appreciated, however, that the values recited throughout the description are merely examples, and may be changed to different values. Depth D1 is also greater than the height of semiconductor fin 42 (FIG. 9). The portions of semiconductor substrate 20 between neighboring trenches 32 form semiconductor strips 30. Trenches 32 may be strips (when viewed in the top view of wafer 100) that are parallel to each other, and closely located from each other. In some embodiments, the etching of semiconductor substrate 20 is performed using, for example, CF4, wherein a dry etching is used.
Next, referring to FIG. 3, protection layer 34 is deposited, and is formed on the exposed surfaces of wafer 100. Hence, protection layer 34 includes vertical portions on the sidewalls of layers 22, 24, and 25. Protection layer 34 also includes horizontal portions on the top surface of layer 25 and the exposed top surfaces of semiconductor substrate 20. In some embodiments, protection layer 34 comprises silicon oxide, although other materials that have high etching selectivity values (for example, greater than about 50) may also be used. The etching selectivity is the ratio of the etching rate of substrate 20 to the etching rate of silicon oxide in some embodiments. Protection layer 34 may be a substantially conformal layer, with the thicknesses of its horizontal portions substantially equal to the thicknesses of its vertical portions. Thickness T1 (which may be the thickness of the vertical portions) of protection layer 34 may be between about 1 nm and about 10 nm, for example. In some embodiments, the available methods for forming protection layer 34 include Chemical Vapor Deposition (CVD) methods, Atomic Layer Deposition (ALD), and the like.
FIG. 4 illustrates the removal of the horizontal portions of protection layer 34. The remaining portions of protection layer 34 (FIG. 3) form spacers 36, which are on the sidewalls of layers 22, 24, and 25 and semiconductor strips 30. In some embodiments, the removal of the horizontal portions of protection layer 34 is achieved using an anisotropic etching process, which may also be a dry etching process in some exemplary embodiments.
Referring to FIG. 5, a second etching of semiconductor substrate 20 is performed to extend trenches 32 downwardly. The etching step in FIG. 5 is sometimes referred to as Shallow Trench Isolation (STI) etch step since the general sizes and the depths of STI regions 40 (FIG. 8) are defined by this step. Semiconductor strips 30 are also extended downwardly due to the extension of trenches 32. The STI etch step may be performed using an etchant that has an etching selectivity higher than the etching selectivity in the step in FIG. 2, wherein the etching selectivity is the ratio of the etching rate of substrate 20 to the etching rate of spacers 36. Depth D2 of trenches 32 may be between about 60 nm and about 200 nm when the STI etch step is finished. The etching is anisotropic, and hence the portions 30B of semiconductor strips 30, which portions 30B are directly underlying spacers 36, are protected from being etched. Sidewalls 33A of semiconductor strips 30 may be slightly tilted, or may be substantially vertical.
After the etching, a wet clean process is performed to clean the surfaces of the structure in FIG. 5. The wet clean may be performed using chemicals such as sulfuric acid, ammonia water, hydrofluoric acid, and/or the like. During the clean process, spacers 36 protect portions 30B of semiconductor strips 30 from the damage of the chemicals that are used in the wet clean process. Hence, the profiles and the widths of portions 30B are not changed by the wet clean process. Portions 30B of semiconductor strips 30 may be used for forming FinFETs. Therefore, spacers 36 have the function of protect the fins.
In a subsequent step, spacers 36 are removed, for example, through an etching step, wherein an HF gas or a diluted HF solution may be used. In the embodiments wherein dielectric layer 25 comprises silicon oxide or other materials that are the same as the material of spacers 36, dielectric layer 25 may also be removed. The resulting structure is shown in FIG. 6. In alternative embodiments, spacers 36 are not removed, and are left in the final FinFET. As shown in FIG. 6, since portions 30A of semiconductor strips 30 are protected by spacers 36 from the etching of substrate 20, the sidewalls of semiconductor strips 30 may have discontinuity, wherein sidewall portions 30A and sidewall portions 33C are discontinued, and are connected by sidewall portions 30B that have smaller slopes than sidewall portions 33A and 33C.
FIG. 7 illustrates the filling of dielectric material 38. In accordance with some embodiments, dielectric material 38 includes a liner oxide (not shown) formed in trenches 32 (FIG. 6) and on the sidewalls of semiconductor strips 30. The liner oxide may be a thermal oxide having a thickness between about 10 Å to about 100 Å, for example. The remaining portions of trenches 32 are also filled by dielectric material 38, which is filled to a level higher than the top surfaces of mask layer 24. The formation method of dielectric material 38 may be selected from Chemical Vapor Deposition (CVD), ALD, Flowable Chemical Vapor Deposition (FCVD), High Aspect-Ratio Process (HARP), High-Density Plasma CVD (HDPCVD), and the like.
A planarization such as a Chemical Mechanical Polish (CMP) process is then performed, as shown in FIG. 8, and hence STI regions 40 are formed, which include the remaining portions of dielectric material 38. During the CMP, mask layer 24 is used as the CMP stop layer, and hence the top surface of mask layer 24 is substantially level with the top surfaces of STI regions 40.
Mask layer 24 is then removed. Mask layer 24, if formed of silicon nitride, may be removed in a wet process using hot H3PO4. Next, as also shown in FIG. 9, STI regions 40 are recessed, and pad layer 22 is also removed. The portions of semiconductor strips 30 protruding over the top surfaces of the remaining STI regions 40 become semiconductor fins 42. The recessing of STI regions 40 may be performed using a dry etch process or a wet etch process. In some embodiments, the recessing of STI regions 40 is performed using a dry etch method, in which the process gases including NH3 and HF are used. In alternative embodiments, the recessing of STI regions 40 is performed using a wet etch method, in which the etchant solution includes NF3 and HF. In yet other embodiments, the recessing of STI regions 40 is performed using a dilution HF solution, which may have an HF concentration lower than about 1 percent.
As shown in FIG. 9, the sidewall 33 (including portions 33A, 33B, 33C, 33D, and 33E) of a semiconductor strip 30 may include two transition regions. The first transition region is at a level below the top surfaces 40A of STI regions 40. The first transition region includes sidewall portions 33A, 33C, and sidewall portions 33 B interconnecting portions 33A and 33C. Sidewall portions 33C have top ends substantially level with the top surfaces of STI regions 40A. Sidewall portions 33A, 33B, and 33C have slopes S1, S2, and S3, respectively. The majority (for example, over about 80 percent or 90 percent) of each of sidewall portions 33A, 33B, and 33C may have a substantially uniform slope, which is equal to S1, S2, and S3, respectively. Throughout the description, the slope of a sidewall portion is the cotangent of the tilt angle of the respective sidewall portion, wherein the tilt angle is formed between the respective sidewall portion and a vertical line. For example, sidewall portion 33A has slant angle α, and the slope S1 of sidewall portion 33A is the cotangent of tilt angle α, Hence, the more vertical a sidewall portion is, the greater the slope is, and vice versa.
In accordance with some embodiments, due to the formation of spacers 36 (FIG. 5), which protect the underlying portions 30B (FIG. 5) of semiconductor strips 30 during the STI etch step, slope S2 is smaller than both slopes S1 and S3. In some embodiments, slope S2 is between about 0.5 and about 2, and slopes S1 and S3 are greater than about 30. Slopes S1 and S3 may also be greater than about 30. Furthermore, ratio S2/S1 and ratio S2/S3 may be smaller than about ⅔. Hence, in the first transition region, sidewalls 33A, 33B, and 33C are not continuous. Slopes S1 and S3 may be substantially equal to each other, although they may also be different from each other. Alternatively, slope S1 is smaller than slope S3.
The second transition region is at a level close to top surfaces 40A of STI regions 40. The second transition region includes sidewall portions 33C, 33E, and sidewall portions 33D connecting 33C and 33E. Sidewall portions 33D have bottom ends connected to the top ends of sidewall portions 33C. Furthermore, the bottom ends of sidewall portions 33D may be substantially level with the top surfaces 40A of STI regions 40. Sidewall portions 33C, 33D, and 33E have slopes S3, S4, and S5, respectively. The majority (for example, over 80 percent or 90 percent) of each of sidewall portions 33D and sidewall portions 33E may have a substantially uniform slope, which are equal to S4 and S5, respectively. In accordance with some embodiments, due to the etching of fins 42 during the recessing of STI regions 40, and further because the portions of semiconductor strips 30 embedded in STI regions 40 are not etched in the STI etch step (which is shown in FIG. 5), slope S4 is smaller than both slopes S3 and S5. In some embodiments, slope S4 is between about 0.5 and about 3, and slopes S3 and S5 are greater than about 30. Furthermore, ratio S4/S3 and ratio S4/S5 may be smaller than about 0.1. Hence, in the second transition region, sidewalls 33C, 33D, and 33E are not continuous.
In the embodiments in FIG. 9, the edge strips 30-1 and 30-4, which are the outmost strips of a group of closely located strips 30, have a substantially symmetric profile, with the opposite sidewalls of the same strip both include two transition regions. In addition, the inner strips 30-2 and 30-3 also have symmetric profiles. In alternative embodiments, edge strips 30-1 and 30-4 may have non-symmetric sidewalls. For example, in FIG. 10, the left sidewall of edge strip 30-1 has two transition regions, while the right sidewall of edge strip 30-1 has the transition region at top surfaces 40A of STI regions 40, and does not have the transition region inside STI regions 40. The inner strips such as strips 30-2 and 30-3 may have two transition regions in each of the opposite sidewalls.
FIG. 11 illustrates some embodiments similar to the embodiments in FIG. 9, except that the slopes of the sidewalls of strips 30 are more vertical than in FIG. 9. In the embodiments shown in FIG. 11, sidewalls 33E are substantially vertical, while sidewalls 33A are sloped.
FIG. 12 illustrates the formation of FinFETs 44, which may be formed from the structure shown in either one of FIGS. 9 through 11. As shown in FIG. 12, gate dielectric 48 is formed to cover the top surfaces and sidewalls of fins 42. Gate dielectric 48 may be formed through a thermal oxidation process, and hence may include thermal silicon oxide. Alternatively, gate dielectric 48 may be formed through a deposition step, and may comprise high-k dielectric materials. Gate electrode 50 is then formed on gate dielectric 48. In some embodiments, gate electrode 50 covers more than one fin 42, so that the resulting FinFET 44 comprises more than one fin 42. In alternative embodiments, each of fins 42 may be used to form one FinFET. The remaining components of the FinFET 44, including source and drain regions and source and drain silicide regions (not shown), are then formed. The formation processes of these components are known in the art, and hence are not repeated herein. Gate dielectric 48 and gate electrode 50 may be formed using a gate-first approach or a gate last approach. The details of the gate-first approach or a gate-last approach are not described herein.
In accordance with the embodiments of the present disclosure, by forming sidewall spacers, the sidewall profile of the fins that are used for forming FinFETs are protected from the attack in the clean steps. In addition, with the protection of spacers on opposite sides of the fins, if a line cut technique is used, in which the edge fins of a fin group are removed after their formation, the spacers may also protect the inner fins, which are not cut, from the damage caused by additional cleaning processes that are performed after the fin cut.
In accordance with some embodiments, an integrated circuit structure includes a semiconductor substrate, an insulation region extending into the semiconductor substrate, and a semiconductor strip between two opposite portions of the insulation region. The semiconductor strip includes an upper portion higher than top surfaces of the insulation regions and a lower portion in the insulation region. The lower portion has a sidewall including a first sidewall portion having a first slope and a second sidewall portion over and connected to the first sidewall portion. The second sidewall portion has a second slope smaller than the first slope.
In accordance with other embodiments, an integrated circuit structure includes a semiconductor substrate, an STI region extending into the semiconductor substrate, and a semiconductor strip between opposite portions of the STI region. The semiconductor strip has a sidewall on a side of the semiconductor strip. The sidewall includes a first sidewall portion having a first slope, a second sidewall portion over the first sidewall portion and having a second slope, and a third sidewall portion over the second sidewall portion and having a third slope. The second sidewall portion interconnects the first and the third sidewall portions, and wherein the second slope is smaller than the first and the third slopes.
In accordance with yet other embodiments, a method includes etching a semiconductor substrate to form a semiconductor strip, wherein trenches are formed in the semiconductor substrate, and wherein the trenches are on opposite sidewalls of the semiconductor strip. A spacer is formed on a sidewall of the semiconductor strip. The method further includes using the spacer as an etching mask to extend the trenches down into the semiconductor substrate, wherein the semiconductor substrate is etched. A dielectric material is filled into the trenches. The dielectric material is planarized to form insulation regions in the trenches. The insulation regions are recessed. After the recessing, top surfaces of the insulation regions are lower than a top surface of the semiconductor strip.
Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

Claims (20)

What is claimed is:
1. A method, comprising:
etching a semiconductor substrate to form a semiconductor strip, wherein trenches are formed in the semiconductor substrate, and wherein the trenches are on opposite sidewalls of the semiconductor strip;
forming a spacer on a sidewall of the semiconductor strip;
using the spacer as an etching mask to extend the trenches down into the semiconductor substrate, wherein the semiconductor substrate is etched;
filling a dielectric material into the trenches;
planarizing the dielectric material to form insulation regions in the trenches; and
recessing the insulation regions, wherein after the recessing, top surfaces of the insulation regions are lower than a top surface of the semiconductor strip;
after recessing the insulation regions, an upper portion of the semiconductor strip lies above a top surface of the insulation regions, and wherein the upper portion of the semiconductor strip includes the top surface, a first sidewall portion and a second sidewall portion, wherein:
the first sidewall portion has a first slope and a first end terminating on the top surface of the insulating region and a second end terminating a distance above the top surface of the insulation regions; and
the second sidewall portion over and directly connected to the second end of the first sidewall portion, wherein the second sidewall portion has a second slope greater than the first slope.
2. The method of claim 1, wherein the step of forming the spacer comprises:
after the semiconductor strip is formed, forming a protection layer on a top surface and sidewalls of the semiconductor strip; and
performing an anisotropic etch to remove horizontal portions of the protection layer, wherein a vertical portion of the protection layer remains to form the spacer.
3. The method of claim 1, further comprising:
after the trenches are extended using the spacer as the etching mask, and before the step of filling the dielectric material, removing the spacer.
4. The method of claim 3 further comprising, after the trenches are extended using the spacer as the etching mask, performing a cleaning step, wherein the spacer is removed after the cleaning step is performed.
5. The method of claim 1, wherein the dielectric material is filled to contact the spacer and a lower portion of the semiconductor strip.
6. The method of claim 1, further comprising:
forming a gate dielectric on a top surface of the semiconductor strip, wherein the gate dielectric is in contact with sidewalls of a portion of the semiconductor strip higher than a top surface of the insulation region; and
forming a gate electrode over the gate dielectric.
7. The method of claim 1, further comprising:
forming a gate electrode on the top surface and at least two sidewalls of the semiconductor strip after recessing the insulation regions.
8. The method of claim 1, wherein the second slope greater than the first slope such that the ratio of the first slope/second slope is approximately 0.1.
9. The method of claim 8, further comprising:
forming a gate dielectric layer and a gate electrode layer over the first sidewall portion and the second sidewall portion of the upper portion of the semiconductor strip.
10. A method, comprising:
performing a first etching step on a semiconductor substrate to form a first trench and a second trench having a semiconductor strip interposing the first and second trenches, wherein the first and second trenches have substantially vertical sidewalls;
forming a protection layer over the semiconductor strip;
etching the protection layer to form a spacer on each sidewall of the semiconductor strip;
performing a second etching step on the semiconductor substrate, wherein the second etching step increases the depth of the first and second trenches, while the spacer protects underlying portions of the semiconductor strips from the second etching step;
after performing the second etching step, performing a cleaning step;
after the cleaning step, removing the spacer from each sidewall of the semiconductor strip after the second etching step; and
after removing the spacer, forming dielectric material in the first and second trenches having the increased depth, wherein a semiconductor fin region of the semiconductor strip lies above a top surface of the dielectric material;
wherein the semiconductor fin region above the top surface includes a top surface of the semiconductor fin region, a first sidewall portion and a second sidewall portion, wherein:
the first sidewall portion has a first slope and a first end terminating on the top surface of the dielectric material and a second end terminating a distance above the top surface of the dielectric material; and
the second sidewall portion over and directly connected to the second end of the first sidewall portion, wherein the second sidewall portion has a second slope greater than the first slope.
11. The method of claim 10, wherein the semiconductor strip has a first height and wherein the semiconductor fin region disposed above a top surface of the dielectric material has a second height, the first height greater than the second height.
12. The method of claim 10, wherein the etching the protection layer includes removing horizontal portions of the protection layer.
13. The method of claim 10, wherein the second etching step forms tilted sidewalls of the first and second trench having the increased depth.
14. The method of claim 10, wherein the performing the first etching step includes:
forming at least one of a pad oxide layer and a masking layer on the semiconductor substrate; and
wherein the first etching step patterns the pad oxide layer and the masking layer such that the patterned pad oxide layer and masking layer are disposed on the semiconductor strip.
15. The method of claim 10, wherein the removing the spacer from each sidewall includes using an HF etchant.
16. A method of forming a finFET device, comprising:
forming a semiconductor strip between two opposing portions of an insulation region, wherein the semiconductor strip comprises:
a lower portion in the insulation region, wherein the lower portion comprises a sidewall comprising:
a first sidewall portion having a first slope;
a second sidewall portion over and connected to the first sidewall portion, wherein the second sidewall portion has a second slope smaller than the first slope; and
an upper portion higher than a top surface of the insulation region, wherein the upper portion comprises an additional sidewall comprising:
a third sidewall portion having a third slope; and
a fourth sidewall portion over and directly connected to the second end of the third sidewall portion, wherein the fourth sidewall portion has a fourth slope different than the third slope, and wherein the second sidewall portion and the third sidewall portion tilt to a same direction;
wherein the forming the semiconductor strip includes using a spacer to protect the upper portion during the forming of the first sidewall portion, and
forming a gate over the semiconductor strip including the third and fourth sidewall portions.
17. The method of claim 16, wherein the forming the gate includes forming an interface between the gate and the third sidewall portion and the fourth sidewall portion of the semiconductor strip.
18. The method of claim 16, the forming the semiconductor strip includes etching the semiconductor strip such that the third sidewall portion has a first end terminating on a top surface of the insulation region and a second end terminating at a distance above the top surface of the insulation region.
19. The method of claim 16, the forming the semiconductor strip includes etching the fourth sidewall portion such that it has a fourth slope greater than the third slope.
20. The method of claim 16, wherein the using the spacer to protect the upper portion during the etching of the first sidewall portion includes:
forming a conformal layer of dielectric material on semiconductor strip having a first height; and
etching the conformal layer of dielectric material to form the spacer on the semiconductor strip having the first height.
US14/876,398 2013-03-08 2015-10-06 Semiconductor fin structures and methods for forming the same Active US9698055B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/876,398 US9698055B2 (en) 2013-03-08 2015-10-06 Semiconductor fin structures and methods for forming the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/789,831 US9159832B2 (en) 2013-03-08 2013-03-08 Semiconductor fin structures and methods for forming the same
US14/876,398 US9698055B2 (en) 2013-03-08 2015-10-06 Semiconductor fin structures and methods for forming the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/789,831 Division US9159832B2 (en) 2013-03-08 2013-03-08 Semiconductor fin structures and methods for forming the same

Publications (2)

Publication Number Publication Date
US20160027903A1 US20160027903A1 (en) 2016-01-28
US9698055B2 true US9698055B2 (en) 2017-07-04

Family

ID=51486767

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/789,831 Active US9159832B2 (en) 2013-03-08 2013-03-08 Semiconductor fin structures and methods for forming the same
US14/876,398 Active US9698055B2 (en) 2013-03-08 2015-10-06 Semiconductor fin structures and methods for forming the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/789,831 Active US9159832B2 (en) 2013-03-08 2013-03-08 Semiconductor fin structures and methods for forming the same

Country Status (1)

Country Link
US (2) US9159832B2 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101840846B1 (en) * 2012-02-15 2018-03-21 삼성전자주식회사 Semicoductor devices having through vias and methods for fabricating the same
US9559181B2 (en) * 2013-11-26 2017-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method for FinFET device with buried sige oxide
JP2014241386A (en) 2013-06-12 2014-12-25 富士通セミコンダクター株式会社 Method for manufacturing semiconductor device and semiconductor device
KR20160029005A (en) * 2013-06-28 2016-03-14 인텔 코포레이션 NANOSTRUCTURES AND NANOFEATURES WITH Si (111) PLANES ON Si (100) WAFERS FOR III-N EPITAXY
US9099400B2 (en) * 2013-09-30 2015-08-04 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device manufacturing methods
US10504893B2 (en) * 2014-08-29 2019-12-10 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device with protection layer
CN105489494B (en) * 2014-10-09 2020-03-31 联华电子股份有限公司 Semiconductor element and manufacturing method thereof
US9583625B2 (en) 2014-10-24 2017-02-28 Globalfoundries Inc. Fin structures and multi-Vt scheme based on tapered fin and method to form
KR102291571B1 (en) * 2015-01-13 2021-08-18 삼성전자주식회사 Semiconductor device and the fabricating method thereof
US9583626B2 (en) * 2015-04-29 2017-02-28 International Business Machines Corporation Silicon germanium alloy fins with reduced defects
KR102460718B1 (en) * 2015-05-28 2022-10-31 삼성전자주식회사 Integrated circuit device
US9553194B1 (en) * 2015-07-29 2017-01-24 Globalfoundries Inc. Method for improved fin profile
KR20170021060A (en) * 2015-08-17 2017-02-27 삼성전자주식회사 Semiconductor device
US9735052B2 (en) * 2015-10-12 2017-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Metal lines for interconnect structure and method of manufacturing same
JP6591291B2 (en) * 2016-01-07 2019-10-16 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
TWI728966B (en) * 2016-01-20 2021-06-01 聯華電子股份有限公司 Semiconductor device and method for fabricating the same
US20170345673A1 (en) * 2016-05-29 2017-11-30 Tokyo Electron Limited Method of selective silicon oxide etching
US10032877B2 (en) * 2016-08-02 2018-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET and method of forming same
US10217741B2 (en) * 2016-08-03 2019-02-26 Taiwan Semiconductor Manufacturing Company, Ltd. Fin structure and method of forming same through two-step etching processes
US10504720B2 (en) * 2016-11-29 2019-12-10 Taiwan Semiconductor Manufacturing Company, Ltd. Etching using chamber with top plate formed of non-oxygen containing material
US10537892B2 (en) * 2017-01-03 2020-01-21 Illumina, Inc. Sample tube with integrated mixing plunger head
KR102519551B1 (en) 2017-08-03 2023-04-10 삼성전자주식회사 Semiconductor device
US10388570B2 (en) 2017-12-18 2019-08-20 International Business Machines Corporation Substrate with a fin region comprising a stepped height structure
US11114303B2 (en) * 2018-07-31 2021-09-07 Taiwan Semiconductor Manufacturing Co., Ltd. Gate all around device, method for manufacturing FinFET device, and method for manufacturing gate all around device
US11094826B2 (en) * 2018-09-27 2021-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET device and method of forming same
US11877434B2 (en) * 2020-07-09 2024-01-16 Micron Technology, Inc. Microelectronic devices having features with a fin portion of different sidewall slope than a lower portion, and related methods and electronic systems
US11942532B2 (en) * 2021-08-30 2024-03-26 Taiwan Semiconductor Manufacturing Company, Ltd. Fin field-effect transistor and method of forming the same

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040161918A1 (en) * 2003-02-13 2004-08-19 Yun Cheol-Ju Semiconductor device and method for forming same using multi-layered hard mask
KR100496891B1 (en) 2003-08-14 2005-06-23 삼성전자주식회사 Silicon fin for finfet and method for fabricating the same
US20070048947A1 (en) * 2003-08-14 2007-03-01 Lee Deok H Multi-structured Si-fin and method of manufacture
US7301210B2 (en) 2006-01-12 2007-11-27 International Business Machines Corporation Method and structure to process thick and thin fins and variable fin to fin spacing
US7385247B2 (en) 2004-01-17 2008-06-10 Samsung Electronics Co., Ltd. At least penta-sided-channel type of FinFET transistor
US7678648B2 (en) 2006-07-14 2010-03-16 Micron Technology, Inc. Subresolution silicon features and methods for forming the same
US7888751B2 (en) 2008-04-16 2011-02-15 Sony Corporation Semiconductor device having a fin field effect transistor
US7906802B2 (en) 2009-01-28 2011-03-15 Infineon Technologies Ag Semiconductor element and a method for producing the same
US20110068405A1 (en) 2009-09-24 2011-03-24 Taiwan Semiconductor Manufacturing Company, Ltd. Fin field effect transistor
US7989355B2 (en) 2009-02-12 2011-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method of pitch halving
US20130027623A1 (en) * 2010-03-12 2013-01-31 Sharp Kabushiki Kaisha Light-emitting device manufacturing method, light-emitting device, lighting device, backlight, liquid-crystal panel, display device, display device manufacturing method, display device drive method and liquid-crystal display device
US8368148B2 (en) 2007-05-15 2013-02-05 Kabushiki Kaisha Toshiba Semiconductor device
US20130056826A1 (en) 2011-09-01 2013-03-07 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-Fin Device and Method of Making Same
US20130093062A1 (en) 2011-10-18 2013-04-18 Ying-Chih Lin Semiconductor structure and process thereof
US8546891B2 (en) 2012-02-29 2013-10-01 Taiwan Semiconductor Manufacturing Company, Ltd. Fin profile structure and method of making same
US20130270612A1 (en) 2012-04-16 2013-10-17 Chin-Cheng Chien Non-Planar FET and Manufacturing Method Thereof
US8883597B2 (en) 2007-07-31 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabrication of a FinFET element
US8987100B2 (en) 2012-03-19 2015-03-24 Samsung Electronics Co., Ltd. Method of fabricating fin-field effect transistors (finfets) having different fin widths

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5227275B2 (en) * 2009-08-31 2013-07-03 アンリツネットワークス株式会社 File transfer system

Patent Citations (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040161918A1 (en) * 2003-02-13 2004-08-19 Yun Cheol-Ju Semiconductor device and method for forming same using multi-layered hard mask
KR100496891B1 (en) 2003-08-14 2005-06-23 삼성전자주식회사 Silicon fin for finfet and method for fabricating the same
US7141856B2 (en) 2003-08-14 2006-11-28 Samsung Electronics Co., Ltd. Multi-structured Si-fin
US20070048947A1 (en) * 2003-08-14 2007-03-01 Lee Deok H Multi-structured Si-fin and method of manufacture
US7385247B2 (en) 2004-01-17 2008-06-10 Samsung Electronics Co., Ltd. At least penta-sided-channel type of FinFET transistor
US7301210B2 (en) 2006-01-12 2007-11-27 International Business Machines Corporation Method and structure to process thick and thin fins and variable fin to fin spacing
US7678648B2 (en) 2006-07-14 2010-03-16 Micron Technology, Inc. Subresolution silicon features and methods for forming the same
US8368148B2 (en) 2007-05-15 2013-02-05 Kabushiki Kaisha Toshiba Semiconductor device
US8883597B2 (en) 2007-07-31 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabrication of a FinFET element
US7888751B2 (en) 2008-04-16 2011-02-15 Sony Corporation Semiconductor device having a fin field effect transistor
US7906802B2 (en) 2009-01-28 2011-03-15 Infineon Technologies Ag Semiconductor element and a method for producing the same
US7989355B2 (en) 2009-02-12 2011-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method of pitch halving
KR20110033039A (en) 2009-09-24 2011-03-30 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 A fin field effect transistor
US20110068405A1 (en) 2009-09-24 2011-03-24 Taiwan Semiconductor Manufacturing Company, Ltd. Fin field effect transistor
US20130027623A1 (en) * 2010-03-12 2013-01-31 Sharp Kabushiki Kaisha Light-emitting device manufacturing method, light-emitting device, lighting device, backlight, liquid-crystal panel, display device, display device manufacturing method, display device drive method and liquid-crystal display device
US20130056826A1 (en) 2011-09-01 2013-03-07 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-Fin Device and Method of Making Same
US20130093062A1 (en) 2011-10-18 2013-04-18 Ying-Chih Lin Semiconductor structure and process thereof
US8546891B2 (en) 2012-02-29 2013-10-01 Taiwan Semiconductor Manufacturing Company, Ltd. Fin profile structure and method of making same
US8987100B2 (en) 2012-03-19 2015-03-24 Samsung Electronics Co., Ltd. Method of fabricating fin-field effect transistors (finfets) having different fin widths
US20130270612A1 (en) 2012-04-16 2013-10-17 Chin-Cheng Chien Non-Planar FET and Manufacturing Method Thereof

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Wu, Banqiu, et al., "High Aspect Ratio Silicon Etch: A Review," Journal of Applied Physics 108, 051101, 2010, 21 pages.
Yeom, Junghoon, et al., "Maximum Achievable Aspect Ratio in Deep Reactive Ion Etching of Silicon Due to Aspect Ratio Dependent Transport and the Microloading Effect," Journal of Vacuum Science and Technology, vol. B23, No. 6, Nov./Dec. 2005, pp. 2319-2329.

Also Published As

Publication number Publication date
US9159832B2 (en) 2015-10-13
US20160027903A1 (en) 2016-01-28
US20140252428A1 (en) 2014-09-11

Similar Documents

Publication Publication Date Title
US9698055B2 (en) Semiconductor fin structures and methods for forming the same
US11121213B2 (en) Fin recess last process for FinFET fabrication
US10083872B2 (en) Methods for forming Fin field-effect transistors
US10103141B2 (en) Fin deformation modulation
US9953885B2 (en) STI shape near fin bottom of Si fin in bulk FinFET
US9953975B2 (en) Methods for forming STI regions in integrated circuits
US8519481B2 (en) Voids in STI regions for forming bulk FinFETs
US9640441B2 (en) Voids in STI regions for forming bulk FinFETs
TWI711086B (en) Method for fabricating fin field effect transistor(finfet), semiconductor device and method for fabricating the same
US8846466B2 (en) Forming inter-device STI regions and intra-device STI regions using different dielectric materials
US9564353B2 (en) FinFETs with reduced parasitic capacitance and methods of forming the same
US9159808B2 (en) Selective etch-back process for semiconductor devices
KR102107623B1 (en) Footing removal in cut-metal process
US9006079B2 (en) Methods for forming semiconductor fins with reduced widths
TW202131389A (en) Semiconductor structure and method forming the same
US10043675B2 (en) Semiconductor device and method for fabricating the same
CN110707041A (en) Semiconductor structure and forming method thereof
CN113903809A (en) Semiconductor device and method of forming the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, CHIA-WEI;THITINUN, SRISUDA;CHEN, RYAN CHIA-JEN;REEL/FRAME:036740/0033

Effective date: 20130318

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4