US9530800B2 - Array substrate, display panel and method for preparing array substrate - Google Patents

Array substrate, display panel and method for preparing array substrate Download PDF

Info

Publication number
US9530800B2
US9530800B2 US14/435,468 US201514435468A US9530800B2 US 9530800 B2 US9530800 B2 US 9530800B2 US 201514435468 A US201514435468 A US 201514435468A US 9530800 B2 US9530800 B2 US 9530800B2
Authority
US
United States
Prior art keywords
layer
low temperature
temperature poly
drain
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/435,468
Other versions
US20160190171A1 (en
Inventor
Cong Wang
Peng DU
Lixuan Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Assigned to SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD reassignment SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, Lixuan, DU, PENG, WANG, CONG
Assigned to SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD reassignment SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, Lixuan, DU, PENG, WANG, CONG
Publication of US20160190171A1 publication Critical patent/US20160190171A1/en
Application granted granted Critical
Publication of US9530800B2 publication Critical patent/US9530800B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate

Definitions

  • the invention relates to the field of display technology, and particularly to an array substrate, a display panel and a method for preparing an array substrate.
  • a display apparatus such as liquid crystal display (LCD) is a commonly used electronic device, and because of its low power consumption, small size, light weight and other characteristics, it is quite popular for users.
  • LCD liquid crystal display
  • the demand for liquid crystal display with high resolution and low power consumption has been proposed. Since an electron mobility of amorphous silicon is low, and the low temperature poly-silicon can be produced at a low temperature and has an electron mobility higher than that of the amorphous silicon.
  • a CMOS device fabricated by the low temperature poly-silicon can be applied for the liquid crystal display device high resolution and low power consumption, Therefore, the low temperature poly-silicon has been widely applied and studied.
  • the invention provides an array substrate.
  • the array substrate includes a plurality of low temperature poly-silicon (LTPS) thin film transistors arranged in an array.
  • Each of the plurality of low temperature poly-silicon thin film transistors includes: a substrate; a low temperature poly-silicon layer, a source, a drain and a first conductive layer disposed on a same surface of the substrate, wherein the low temperature poly-silicon layer is disposed at a middle portion of the surface of the substrate, the source and the drain respectively are disposed at two sides of the low temperature poly-silicon layer, an end of the source is electrically connected to an end of the low temperature poly-silicon layer, an end of the drain is electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain is electrically connected to the first conductive layer; an insulating layer disposed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer; a gate disposed on the insulating layer and corresponding to the low temperature poly-
  • the array substrate further includes a light-shielding layer, the light-shielding layer is disposed on the surface of the substrate; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface through the light-shielding layer, and the light-shielding layer is disposed corresponding to the low temperature poly-silicon layer.
  • the array substrate further includes a buffer layer, the buffer layer is staked on the light-shielding layer; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface of the substrate through the buffer layer and the light-shielding layer.
  • the array substrate further includes a first ohmic contact layer, the first ohmic contact layer connects the source with the low temperature poly-silicon layer, the first ohmic contact layer is configured for reducing a contact resistance between the source and the low temperature poly-silicon layer.
  • the array substrate further includes a second ohmic contact layer, the second ohmic contact layer connects the drain with the low temperature poly-silicon layer, the second ohmic contact layer is configured for reducing a contact resistance between the drain and the low temperature poly-silicon layer.
  • the invention provides a display panel.
  • the display panel includes the array substrate according to any one of above described embodiments.
  • the invention provides a method for preparing an array substrate, the method includes: providing a substrate; disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer; forming an insulating layer, the insulating layer being formed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer; forming a gate, the gate being disposed on the insulating layer; forming a passivation layer, the passivation layer being disposed on the gate; forming a second conductive layer, the second conductive layer, the
  • the method for preparing an array substrate further includes: forming a light-shielding layer on the surface of the substrate.
  • the step of “disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer” is that: disposing the low temperature poly-silicon layer, the source, the drain and the first conductive layer on the light-shielding layer.
  • the method for preparing an array substrate further includes: forming a buffer layer on the light-shielding layer.
  • the step of “disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer” is that: disposing the low temperature poly-silicon layer, the source, the drain and the first conductive layer on the surface of the substrate through the buffer layer.
  • the method for preparing an array substrate further includes: forming a first ohmic contact layer, wherein the first ohmic contact layer connects the source with the low temperature poly-silicon layer; forming a second ohmic contact layer, wherein the second ohmic contact layer connects the drain with the low temperature poly-silicon layer.
  • the array substrate and the method for preparing an array substrate according to the invention can be realized only need seven times of mask, the number/amount of masks used during forming the array substrate can be reduced, and therefore the invention is beneficial to Increase production capacity of the array substrate.
  • FIG. 1 is a schematic structural cross-sectional view of an array substrate according to a preferred embodiment of the invention.
  • FIG. 2 is a schematic structural view of a display panel according to a preferred embodiment of the invention.
  • FIG. 3 is a flowchart of a method for preparing an array substrate according to a preferred embodiment of the invention.
  • FIG. 4 through FIG. 15 are schematic cross-sectional views corresponding to various process steps of the method for preparing an array substrate according to the invention.
  • FIG. 1 is a schematic structural cross-sectional view of an array substrate according to a preferred embodiment of the invention.
  • the array substrate 10 includes a substrate 101 , a low temperature poly-silicon layer 104 , a source 107 , a drain 108 , a first conductive layer 112 , an insulating layer 109 , a gate 110 , a passivation layer 111 and a second conductive layer 113 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on a same surface of the substrate 101 .
  • the low temperature poly-silicon layer 104 is disposed at a middle portion of the surface of the substrate 101 , the source 107 and the drain 108 respectively are disposed at two sides of the low temperature poly-silicon layer 104 , an end of the source 107 is electrically connected to an end of the low temperature poly-silicon layer 104 , an end of the drain 108 is electrically connected to another end of the low temperature poly-silicon layer 104 , and another end of the drain 108 is electrically connected to the first conductive layer 112 .
  • the insulating layer 109 is disposed on the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 .
  • the gate 110 is disposed on the insulating layer 109 and corresponding to the low temperature poly-silicon layer 104 .
  • the passivation layer 111 is disposed on the gate 110 .
  • the second conductive layer 113 is disposed on the passivation layer 111 and corresponding to the first conductive layer 112 .
  • the first conductive layer 112 is a pixel electrode, and the second conductive layer 113 is a common electrode.
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 , the insulating layer 109 and the gate 110 constitute a low temperature poly-silicon thin film transistor.
  • the first substrate 101 includes a first surface a and a second surface b opposite to the first surface a.
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the first surface a of the substrate 101 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the second surface b of the substrate 101 instead.
  • the substrate 101 is but not limited to a glass substrate.
  • the array substrate 10 further includes a light-shielding layer 102 .
  • the light-shielding layer 102 is disposed on a surface of the substrate 101 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the light-shielding layer 102 , and the light-shielding layer 102 is disposed corresponding to the low temperature poly-silicon layer 104 .
  • the light-shielding layer 102 is disposed on the first surface a of the substrate 101 .
  • the light-shielding layer 102 is used for preventing a pixel corresponding to the low temperature poly-silicon thin film transistor from leakage of light toward the second surface b.
  • the array substrate 10 further includes a buffer layer 103 .
  • the buffer layer 103 is stacked on the light-shielding layer 102 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the buffer layer 103 and the light-shielding layer 102 .
  • the buffer layer 103 is used for buffering the damage to the substrate 101 in the process for preparing/fabricating the array substrate 10 .
  • the array substrate 10 further includes a first ohmic contact layer 105 .
  • the first ohmic contact layer 105 connects the source 107 with the low temperature poly-silicon layer 104 .
  • the first ohmic contact layer 105 is used for reducing a contact resistance between the source 107 and the low temperature poly-silicon layer 104 .
  • the first ohmic contact layer 105 includes a first heavily-doped region 1051 and a first lightly-doped region 1052 .
  • An end of the first heavily-doped region 1051 is connected to the source 107 , and another end of the first heavily-doped region 1052 is connected to an end of the first lightly-doped region 1052 , and another end of the first lightly-doped region 1052 is connected to an end of the low temperature poly-silicon layer 104 .
  • One end of the first heavily-doped region 1051 and the source 107 are partially overlapped with each other, so as to increase a contact area of the first heavily-doped region 1051 with the source 107 .
  • the first heavily-doped region 1051 and the first lightly-doped region 1052 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the first heavily-doped region 1051 is larger than a doping concentration of the first lightly-doped region 1052 .
  • the disposition of the first heavily-doped region 1051 and the first lightly-doped region 1052 not only can reduce the contact resistance between the source 107 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
  • the array substrate 10 further includes a second ohmic contact layer 106 .
  • the second ohmic contact layer 106 connects the drain 108 with the low temperature poly-silicon layer 104 .
  • the second ohmic contact layer 106 is used for reducing a contact resistance between the drain 108 and the low temperature poly-silicon layer 104 .
  • the second ohmic contact layer 106 includes a second heavily-doped region 1061 and a second lightly-doped region 1062 .
  • An end of the second heavily-doped region 1061 is connected to the drain 108 , another end of the second heavily-doped region 1061 is connected to an end of the second lightly-doped region 1062 , and another end of the second lightly-doped region 1062 is connected to an end of the low temperature poly-silicon layer 104 .
  • One end of the second heavily-doped region 1061 and the drain 108 are partially overlapped with each other, so as to increase a contact area of the second heavily-dope region 1061 with the drain 108 .
  • the second heavily-doped region 1061 and the second lightly-doped region 1062 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the second heavily-doped region 1061 is larger than a doping concentration of the second lightly-doped region 1062 .
  • the disposition of the second heavily-doped region 1061 and the second lightly-doped region 1062 not only can reduce the contact resistance between the drain 108 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
  • FIG. 2 is a schematic structural view of a display panel according to a preferred embodiment of the invention.
  • the display panel 1 includes the array substrate 10 , a color filter substrate 20 and a liquid crystal layer 30 .
  • the array substrate 10 and the color filter substrate 20 are disposed opposite to each other, and the liquid crystal layer 30 is disposed between the array substrate 10 and the color filter substrate 20 .
  • the array substrate 10 includes the substrate 101 , the low temperature poly-silicon layer 104 , the source 107 , the drain 108 , the first conductive layer 112 , the insulating layer 109 , the gate 110 , the passivation layer 111 and the second conductive layer 113 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed at a same surface of the substrate 101 .
  • the low temperature poly-silicon layer 104 is disposed at a middle portion of the surface of the substrate 101 , the source 107 and the drain 108 respectively are disposed at two sides of the low temperature poly-silicon layer 104 , an end of the source 107 is electrically connected to an end of the low temperature poly-silicon layer 104 , an end of the drain 108 is electrically connected to another end of the low temperature poly-silicon layer 104 , and another end of the drain 108 is electrically connected to the first conductive layer 112 .
  • the insulating layer 109 is disposed on the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 .
  • the gate 110 is disposed on the insulating layer 109 and corresponding to the low temperature poly-silicon layer 104 .
  • the passivation layer 111 is disposed on the gate 110 .
  • the second conductive layer 113 is disposed on the passivation layer 111 and corresponding to the first conductive layer 112 .
  • the first conductive layer 112 is a pixel electrode, and the second conductive layer 113 is a common electrode.
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 , the insulating layer 109 and the gate 110 constitute a low temperature poly-silicon thin film transistor.
  • the substrate 101 includes the first surface a and the second surface b opposite to the first surface a.
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the first surface a of the substrate 101 . It should be understood that, in other embodiment, the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the second surface b of the substrate 101 instead.
  • the substrate 101 is but not limited to a glass substrate.
  • the array substrate 10 further includes a light-shielding layer 102 .
  • the light-shielding layer 102 is disposed on a surface of the substrate 101 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the light-shielding layer 102 , and the light-shielding layer 102 is disposed corresponding to the low temperature poly-silicon layer 104 .
  • the light-shielding layer 102 is disposed on the first surface a of the substrate 101 .
  • the light-shielding layer 102 is used for preventing the pixel corresponding to the low temperature poly-silicon thin film transistor from leakage of light toward the second surface b.
  • the array substrate 10 further includes a buffer layer 103 .
  • the buffer layer 103 is stacked on the light-shielding layer 102 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the buffer layer 103 and the light-shielding layer 102 .
  • the buffer layer 103 is used for buffering the damage to the substrate 101 in the process for preparing the array substrate 10 .
  • the array substrate 10 further includes the first ohmic contact layer 105 .
  • the first ohmic contact layer 105 connects the source 107 with the low temperature poly-silicon layer 104 .
  • the first ohmic contact layer 105 is used for reducing a contact resistance between the source 107 and the low temperature poly-silicon layer 104 .
  • the first ohmic contact layer 105 includes a first heavily-doped region 1051 and a first lightly-doped region 1052 .
  • An end of the first heavily-doped region 1051 is connected to the source 107 , another end of the first heavily-doped region 1051 is connected to an end of the first lightly-doped region 1052 , and another end of the first lightly-doped region 1052 is connected to an end of the low temperature poly-silicon layer 104 .
  • One end of the first heavily-doped region 1051 and the source 107 are partially overlapped with each other, so as to increase a contact area of the first heavily-doped region 1051 with the source 107 .
  • the first heavily-doped region 1051 and the firstly lightly-doped region 1052 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the first heavily-doped region 1051 is larger than a doping concentration of the first lightly-doped region 1052 .
  • the disposition of the first heavily-doped region 1051 and the first lightly-doped region 1052 not only can reduce the contact resistance between the source 107 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
  • the array substrate 10 further includes the second ohmic contact layer 106 .
  • the second ohmic contact layer 106 connects the drain 108 and the low temperature poly-silicon layer 104 .
  • the second ohmic contact layer 106 is used for reducing a contact resistance between the drain 108 and the low temperature poly-silicon layer 104 .
  • the second ohmic contact layer 106 includes a second heavily-doped region 1061 and a second lightly-doped region 1062 .
  • An end of the second heavily-doped region 1061 is connected to the drain 108 , another end of the second heavily-doped region 1061 is connected to an end of the second lightly-doped region 1062 , and another end of the second lightly-doped region 1062 is connected to the low temperature poly-silicon layer 104 .
  • One end of the second heavily-doped region 1061 and the drain 108 are partially overlapped with each other, so as to increase a contact area of the second heavily-doped region 1061 with the drain 108 .
  • the second heavily-doped region 1061 and the second lightly-doped region 1062 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the second heavily-doped region 1061 is larger than a doping concentration of the second lightly-doped region 1062 .
  • the disposition of the second heavily-doped region 1061 and the second lightly-doped region 1062 not only can reduce the contact resistance between the drain 108 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
  • a method for preparing an array substrate according to the invention will be described below with reference to FIG. 1 .
  • a method for preparing an array substrate includes but is not limited to the following steps.
  • Step S 101 providing a substrate 101 .
  • the substrate 101 includes a first surface a and a second surface b opposite to the first surface a.
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the first surface a of the substrate 101 .
  • the low temperature poly-silicon layer 104 , the source 107 , the drain 108 and the first conductive layer 112 are disposed on the second surface b of the substrate 101 instead
  • the substrate 101 is but not limited to a glass substrate.
  • Step S 102 forming a light-shielding layer 102 on a surface of the substrate 101 .
  • the light-shielding layer 102 is formed at a middle portion of the first surface a of the substrate 101 .
  • the light-shielding layer 102 is formed at a middle portion of the second surface b of the substrate 101 instead.
  • the light-shielding layer 102 can be formed by the following method that: firstly, a light-shielding layer is entirely formed on the first surface a of the substrate 101 , the entirely formed light-shielding layer then is performed with exposure and development and etched to form a designated pattern as the light-shielding layer 102 .
  • the used mask in this step is called as first mask.
  • the light-shielding layer 102 is disposed on the first surface a of the substrate 101 .
  • the light-shielding layer 102 is used for preventing the pixel corresponding to the low temperature poly-silicon thin film transistor from leakage of light toward the second surface b.
  • Step S 103 forming a buffer layer 103 on the light-shielding layer 102 .
  • a buffer layer 103 is entirely formed overlying the light-shielding layer 102 and the surface of the substrate 101 uncovered by the light-shielding layer 102 .
  • the buffer layer 103 is used for buffering the damage to the substrate 101 during the process for preparing the array substrate 10 .
  • Step S 104 forming a low temperature poly-silicon layer 104 , a source 107 , a drain 108 and a first conductive layer 112 , the low temperature poly-silicon layer 104 being disposed corresponding to a middle portion of the surface of the substrate 101 , the source 107 and the drain 108 being disposed at two sides of the low temperature poly-silicon layer 104 respectively, an end of the source 107 being electrically connected to an end of the low temperature poly-silicon layer 104 , an end of the drain 108 being connected to another end of the low temperature poly-silicon layer 104 , and another end of the drain 108 being electrically connected to the first conductive layer 112 .
  • the first conductive layer 112 is formed on the buffer layer 103 , and the first conductive layer 112 is disposed overlying a portion of the buffer layer 103 which does not cover the light-shielding layer 102 .
  • the buffer layer 103 can be formed by the following method that: a conductive layer firstly is entirely formed on the buffer layer 103 , the entirely formed conductive layer then is performed with exposure and development and etched to form a designated pattern as the first conductive layer 112 .
  • the first conductive layer 112 is used as a pixel electrode.
  • one time of mask is used, and for the convenience of description, the mask used in the process of forming the first conductive layer 112 is called as second mask.
  • the source 107 and the drain 108 are formed on the buffer layer 103 .
  • the source 107 and the drain 108 are disposed corresponding to two ends of the light-shielding layer 102 respectively.
  • the formation of the source 107 and the drain 108 can be achieved by the following method that: a metal layer firstly is entirely formed on the buffer layer 103 , the entirely formed metal layer then is performed with exposure and development and etched to form a designated pattern so as to form the source 107 and the drain 108 .
  • a metal layer firstly is entirely formed on the buffer layer 103 , the entirely formed metal layer then is performed with exposure and development and etched to form a designated pattern so as to form the source 107 and the drain 108 .
  • the mask used in the process of forming the source 107 and the drain 108 is called as third mask.
  • a low temperature poly-silicon layer 104 on the buffer layer 103 , the low temperature poly-silicon layer 104 being disposed between the source 107 and the drain 108 , and two ends of the low temperature poly-silicon layer 104 respectively being connected with the source 107 and the drain 108 .
  • the formation of the low temperature poly-silicon layer 104 can be achieved by the following method that: an entire layer of low temperature poly-silicon firstly is formed on the buffer layer 103 , the entire layer of low temperature poly-silicon then is performed with exposure and development and etched to form a designated pattern so as to form the low temperature poly-silicon layer 104 .
  • one time of mask is used, and for the convenience of description, the mask used in the process of forming the low temperature poly-silicon layer 104 is called as fourth mask.
  • Step S 105 forming an insulating layer 109 , the insulating layer being disposed on the low temperature poly-silicon layer 104 , the source 107 , the drain 18 and the first conductive layer 112 , please refer to FIG. 10 .
  • Step S 106 forming a gate 110 , the gate 110 being disposed on the insulating layer 109 .
  • the gate 110 can be formed by the following method that: a metal layer is entirely formed on the insulating layer 109 , the entirely formed metal layer then is performed with exposure and development and etched to form a designated pattern so as to form the gate 110 .
  • a metal layer is entirely formed on the insulating layer 109
  • the entirely formed metal layer then is performed with exposure and development and etched to form a designated pattern so as to form the gate 110 .
  • one time of mask is used, and for the convenience of description, the mask used in the process of forming the gate 110 is called as fifth mask.
  • Step S 107 forming a first ohmic contact layer 105 , the ohmic contact layer 105 connecting the source 107 with the low temperature poly-silicon layer 104 .
  • the formation of the first ohmic contact layer 105 refers to the foregoing description and thus will not be repeated herein.
  • Step S 108 forming a second ohmic contact layer 106 , the second ohmic contact layer 106 connecting the drain 108 with the low temperature poly-silicon layer 104 .
  • the formation of the second ohmic contact layer 106 refers to the foregoing description and thus will not be repeated herein.
  • Step S 109 forming a passivation layer 111 , the passivation layer 111 being disposed on the gate 110 .
  • a through hole 1111 is formed in the passivation layer 111 , and the formation of the through hole 1111 also needs one time of mask, and the mask herein is called sixth mask.
  • Step S 110 forming a second conductive layer 113 , the second conductive layer 113 being disposed on the passivation layer 111 and corresponding to the first conductive layer 112 .
  • the first conductive layer 112 is used as a pixel electrode
  • the second conductive layer 113 is used as a common electrode.
  • the formation of the second conductive layer 113 can be achieved by the following method that: a conductive layer firstly is entirely formed on the passivation layer 111 , the entirely formed conductive layer then is performed with exposure and development and etched to form a designated pattern so as to form the second conductive layer 113 .
  • the formation of the second conductive layer 113 needs one time of mask, and for the convenience of description, the mask herein is called as seventh mask.
  • the array substrate and the method for preparing an array substrate according to the invention can be realized need only seven times of mask, the number/amount of masks used during forming the array substrate can be reduced, and therefore the invention is beneficial to Increase production capacity of the array substrate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

The invention provides an array substrate, a display panel and a method for preparing an array substrate. The array substrate includes multiple low temperature poly-silicon (LTPS) thin film transistors arranged in an array. Each LTPS thin film transistor includes: a substrate; a LTPS layer, a source, a drain and a first conductive layer disposed on a same surface of the substrate, the source and the drain respectively being arranged at two sides of the LTPS layer and electrically connected with the LTPS layer, the drain being electrically connected with the first conductive layer; an insulating layer disposed on the LTPS layer, the source, the drain and the first conductive layer; a gate disposed on the insulating layer and corresponding to the LTPS layer; a passivation layer disposed on the gate; and a second conductive layer disposed on the passivation layer and corresponding to the first conductive layer.

Description

CROSS REFERENCE TO RELATED APPLICATION
This application claims the priority of Chinese Patent Application No. 201410849415.6, entitled “Array Substrate, Display Panel and Method for Preparing Array Substrate”, filed on Dec. 30, 2014, the disclosure of which is incorporated herein by reference in its entirety.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to the field of display technology, and particularly to an array substrate, a display panel and a method for preparing an array substrate.
2. Description of Related Art
A display apparatus such as liquid crystal display (LCD) is a commonly used electronic device, and because of its low power consumption, small size, light weight and other characteristics, it is quite popular for users. With the development of flat panel display technology, the demand for liquid crystal display with high resolution and low power consumption has been proposed. Since an electron mobility of amorphous silicon is low, and the low temperature poly-silicon can be produced at a low temperature and has an electron mobility higher than that of the amorphous silicon. In another aspect, a CMOS device fabricated by the low temperature poly-silicon can be applied for the liquid crystal display device high resolution and low power consumption, Therefore, the low temperature poly-silicon has been widely applied and studied. Currently, for an array substrate including a low temperature poly-silicon thin film transistor, due to the number/amount of masks for the low temperature poly-silicon is many, generally speaking, the number of masks of the low temperature poly-silicon thin film transistor array substrate is ten, resulting in the fabrication/preparation of low-temperature poly-silicon thin film transistor array substrate being more difficult and adverse to the productivity improvement.
SUMMARY OF THE INVENTION
The invention provides an array substrate. The array substrate includes a plurality of low temperature poly-silicon (LTPS) thin film transistors arranged in an array. Each of the plurality of low temperature poly-silicon thin film transistors includes: a substrate; a low temperature poly-silicon layer, a source, a drain and a first conductive layer disposed on a same surface of the substrate, wherein the low temperature poly-silicon layer is disposed at a middle portion of the surface of the substrate, the source and the drain respectively are disposed at two sides of the low temperature poly-silicon layer, an end of the source is electrically connected to an end of the low temperature poly-silicon layer, an end of the drain is electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain is electrically connected to the first conductive layer; an insulating layer disposed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer; a gate disposed on the insulating layer and corresponding to the low temperature poly-silicon layer; a passivation layer stacked on the gate; and a second conductive layer disposed on the passivation layer and corresponding to the first conductive layer, wherein the first conductive layer is used as a pixel electrode, and the second conductive layer is used as a common electrode.
In an embodiment, the array substrate further includes a light-shielding layer, the light-shielding layer is disposed on the surface of the substrate; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface through the light-shielding layer, and the light-shielding layer is disposed corresponding to the low temperature poly-silicon layer.
In an embodiment, the array substrate further includes a buffer layer, the buffer layer is staked on the light-shielding layer; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface of the substrate through the buffer layer and the light-shielding layer.
In an embodiment, the array substrate further includes a first ohmic contact layer, the first ohmic contact layer connects the source with the low temperature poly-silicon layer, the first ohmic contact layer is configured for reducing a contact resistance between the source and the low temperature poly-silicon layer.
In an embodiment, the array substrate further includes a second ohmic contact layer, the second ohmic contact layer connects the drain with the low temperature poly-silicon layer, the second ohmic contact layer is configured for reducing a contact resistance between the drain and the low temperature poly-silicon layer.
In another aspect, the invention provides a display panel. The display panel includes the array substrate according to any one of above described embodiments.
In still another aspect, the invention provides a method for preparing an array substrate, the method includes: providing a substrate; disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer; forming an insulating layer, the insulating layer being formed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer; forming a gate, the gate being disposed on the insulating layer; forming a passivation layer, the passivation layer being disposed on the gate; forming a second conductive layer, the second conductive layer being disposed on the passivation layer and corresponding to the first conductive layer, wherein the first conductive layer is configured as a pixel electrode, and the second conductive layer is configured as a common electrode.
In an embodiment, between the step of “providing a substrate” and the step of “disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer”, the method for preparing an array substrate further includes: forming a light-shielding layer on the surface of the substrate. The step of “disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer” is that: disposing the low temperature poly-silicon layer, the source, the drain and the first conductive layer on the light-shielding layer.
In an embodiment, after the step of “forming a light-shielding layer on the surface of the substrate” and before the step of “disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer”, the method for preparing an array substrate further includes: forming a buffer layer on the light-shielding layer. The step of “disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer” is that: disposing the low temperature poly-silicon layer, the source, the drain and the first conductive layer on the surface of the substrate through the buffer layer.
In an embodiment, the method for preparing an array substrate further includes: forming a first ohmic contact layer, wherein the first ohmic contact layer connects the source with the low temperature poly-silicon layer; forming a second ohmic contact layer, wherein the second ohmic contact layer connects the drain with the low temperature poly-silicon layer.
The array substrate and the method for preparing an array substrate according to the invention can be realized only need seven times of mask, the number/amount of masks used during forming the array substrate can be reduced, and therefore the invention is beneficial to Increase production capacity of the array substrate.
BRIEF DESCRIPTION OF THE DRAWINGS
In order to more clearly illustrate the technical solution of an embodiment of the invention, drawings will be used in the description of embodiments will be given a brief description below. Apparently, the drawings in the following description only are some of embodiments of the invention, the ordinary skill in the art can obtain other drawings according to these illustrated drawings without creative effort.
FIG. 1 is a schematic structural cross-sectional view of an array substrate according to a preferred embodiment of the invention.
FIG. 2 is a schematic structural view of a display panel according to a preferred embodiment of the invention.
FIG. 3 is a flowchart of a method for preparing an array substrate according to a preferred embodiment of the invention.
FIG. 4 through FIG. 15 are schematic cross-sectional views corresponding to various process steps of the method for preparing an array substrate according to the invention.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
In the following, with reference to accompanying drawings of embodiments of the invention, technical solutions in the embodiments of the invention will be clearly and completely described. Apparently, the embodiments of the invention described below only are a part of embodiments of the invention, but not all embodiments. Based on the described embodiments of the invention, all other embodiments obtained by ordinary skill in the art without creative effort belong to the scope of protection of the invention.
Please refer to FIG. 1, FIG. 1 is a schematic structural cross-sectional view of an array substrate according to a preferred embodiment of the invention. The array substrate 10 includes a substrate 101, a low temperature poly-silicon layer 104, a source 107, a drain 108, a first conductive layer 112, an insulating layer 109, a gate 110, a passivation layer 111 and a second conductive layer 113. The low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on a same surface of the substrate 101. The low temperature poly-silicon layer 104 is disposed at a middle portion of the surface of the substrate 101, the source 107 and the drain 108 respectively are disposed at two sides of the low temperature poly-silicon layer 104, an end of the source 107 is electrically connected to an end of the low temperature poly-silicon layer 104, an end of the drain 108 is electrically connected to another end of the low temperature poly-silicon layer 104, and another end of the drain 108 is electrically connected to the first conductive layer 112. The insulating layer 109 is disposed on the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112. The gate 110 is disposed on the insulating layer 109 and corresponding to the low temperature poly-silicon layer 104. The passivation layer 111 is disposed on the gate 110. The second conductive layer 113 is disposed on the passivation layer 111 and corresponding to the first conductive layer 112. The first conductive layer 112 is a pixel electrode, and the second conductive layer 113 is a common electrode. The low temperature poly-silicon layer 104, the source 107, the drain 108, the insulating layer 109 and the gate 110 constitute a low temperature poly-silicon thin film transistor.
The first substrate 101 includes a first surface a and a second surface b opposite to the first surface a. In this embodiment, the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the first surface a of the substrate 101. In should be understood that, in other embodiment, the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the second surface b of the substrate 101 instead. The substrate 101 is but not limited to a glass substrate.
The array substrate 10 further includes a light-shielding layer 102. The light-shielding layer 102 is disposed on a surface of the substrate 101. The low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the light-shielding layer 102, and the light-shielding layer 102 is disposed corresponding to the low temperature poly-silicon layer 104. In this embodiment, the light-shielding layer 102 is disposed on the first surface a of the substrate 101. The light-shielding layer 102 is used for preventing a pixel corresponding to the low temperature poly-silicon thin film transistor from leakage of light toward the second surface b.
The array substrate 10 further includes a buffer layer 103. The buffer layer 103 is stacked on the light-shielding layer 102. The low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the buffer layer 103 and the light-shielding layer 102. The buffer layer 103 is used for buffering the damage to the substrate 101 in the process for preparing/fabricating the array substrate 10.
The array substrate 10 further includes a first ohmic contact layer 105. The first ohmic contact layer 105 connects the source 107 with the low temperature poly-silicon layer 104. The first ohmic contact layer 105 is used for reducing a contact resistance between the source 107 and the low temperature poly-silicon layer 104. In this embodiment, the first ohmic contact layer 105 includes a first heavily-doped region 1051 and a first lightly-doped region 1052. An end of the first heavily-doped region 1051 is connected to the source 107, and another end of the first heavily-doped region 1052 is connected to an end of the first lightly-doped region 1052, and another end of the first lightly-doped region 1052 is connected to an end of the low temperature poly-silicon layer 104. One end of the first heavily-doped region 1051 and the source 107 are partially overlapped with each other, so as to increase a contact area of the first heavily-doped region 1051 with the source 107. The first heavily-doped region 1051 and the first lightly-doped region 1052 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the first heavily-doped region 1051 is larger than a doping concentration of the first lightly-doped region 1052. In this embodiment, the disposition of the first heavily-doped region 1051 and the first lightly-doped region 1052 not only can reduce the contact resistance between the source 107 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
The array substrate 10 further includes a second ohmic contact layer 106. The second ohmic contact layer 106 connects the drain 108 with the low temperature poly-silicon layer 104. The second ohmic contact layer 106 is used for reducing a contact resistance between the drain 108 and the low temperature poly-silicon layer 104. In this embodiment, the second ohmic contact layer 106 includes a second heavily-doped region 1061 and a second lightly-doped region 1062. An end of the second heavily-doped region 1061 is connected to the drain 108, another end of the second heavily-doped region 1061 is connected to an end of the second lightly-doped region 1062, and another end of the second lightly-doped region 1062 is connected to an end of the low temperature poly-silicon layer 104. One end of the second heavily-doped region 1061 and the drain 108 are partially overlapped with each other, so as to increase a contact area of the second heavily-dope region 1061 with the drain 108. The second heavily-doped region 1061 and the second lightly-doped region 1062 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the second heavily-doped region 1061 is larger than a doping concentration of the second lightly-doped region 1062. In this embodiment, the disposition of the second heavily-doped region 1061 and the second lightly-doped region 1062 not only can reduce the contact resistance between the drain 108 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
A display panel of the invention will be described below with reference to FIG. 1. Please refer to FIG. 2, FIG. 2 is a schematic structural view of a display panel according to a preferred embodiment of the invention. In particular, the display panel 1 includes the array substrate 10, a color filter substrate 20 and a liquid crystal layer 30. The array substrate 10 and the color filter substrate 20 are disposed opposite to each other, and the liquid crystal layer 30 is disposed between the array substrate 10 and the color filter substrate 20. The array substrate 10 includes the substrate 101, the low temperature poly-silicon layer 104, the source 107, the drain 108, the first conductive layer 112, the insulating layer 109, the gate 110, the passivation layer 111 and the second conductive layer 113. The low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed at a same surface of the substrate 101. The low temperature poly-silicon layer 104 is disposed at a middle portion of the surface of the substrate 101, the source 107 and the drain 108 respectively are disposed at two sides of the low temperature poly-silicon layer 104, an end of the source 107 is electrically connected to an end of the low temperature poly-silicon layer 104, an end of the drain 108 is electrically connected to another end of the low temperature poly-silicon layer 104, and another end of the drain 108 is electrically connected to the first conductive layer 112. The insulating layer 109 is disposed on the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112. The gate 110 is disposed on the insulating layer 109 and corresponding to the low temperature poly-silicon layer 104. The passivation layer 111 is disposed on the gate 110. The second conductive layer 113 is disposed on the passivation layer 111 and corresponding to the first conductive layer 112. The first conductive layer 112 is a pixel electrode, and the second conductive layer 113 is a common electrode. The low temperature poly-silicon layer 104, the source 107, the drain 108, the insulating layer 109 and the gate 110 constitute a low temperature poly-silicon thin film transistor.
The substrate 101 includes the first surface a and the second surface b opposite to the first surface a. In this embodiment, the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the first surface a of the substrate 101. It should be understood that, in other embodiment, the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the second surface b of the substrate 101 instead. The substrate 101 is but not limited to a glass substrate.
The array substrate 10 further includes a light-shielding layer 102. The light-shielding layer 102 is disposed on a surface of the substrate 101. The low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the light-shielding layer 102, and the light-shielding layer 102 is disposed corresponding to the low temperature poly-silicon layer 104. In this embodiment, the light-shielding layer 102 is disposed on the first surface a of the substrate 101. The light-shielding layer 102 is used for preventing the pixel corresponding to the low temperature poly-silicon thin film transistor from leakage of light toward the second surface b.
The array substrate 10 further includes a buffer layer 103. The buffer layer 103 is stacked on the light-shielding layer 102. The low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the surface of the substrate 101 through the buffer layer 103 and the light-shielding layer 102. The buffer layer 103 is used for buffering the damage to the substrate 101 in the process for preparing the array substrate 10.
The array substrate 10 further includes the first ohmic contact layer 105. The first ohmic contact layer 105 connects the source 107 with the low temperature poly-silicon layer 104. The first ohmic contact layer 105 is used for reducing a contact resistance between the source 107 and the low temperature poly-silicon layer 104. In this embodiment, the first ohmic contact layer 105 includes a first heavily-doped region 1051 and a first lightly-doped region 1052. An end of the first heavily-doped region 1051 is connected to the source 107, another end of the first heavily-doped region 1051 is connected to an end of the first lightly-doped region 1052, and another end of the first lightly-doped region 1052 is connected to an end of the low temperature poly-silicon layer 104. One end of the first heavily-doped region 1051 and the source 107 are partially overlapped with each other, so as to increase a contact area of the first heavily-doped region 1051 with the source 107. The first heavily-doped region 1051 and the firstly lightly-doped region 1052 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the first heavily-doped region 1051 is larger than a doping concentration of the first lightly-doped region 1052. In this embodiment, the disposition of the first heavily-doped region 1051 and the first lightly-doped region 1052 not only can reduce the contact resistance between the source 107 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
The array substrate 10 further includes the second ohmic contact layer 106. The second ohmic contact layer 106 connects the drain 108 and the low temperature poly-silicon layer 104. The second ohmic contact layer 106 is used for reducing a contact resistance between the drain 108 and the low temperature poly-silicon layer 104. In this embodiment, the second ohmic contact layer 106 includes a second heavily-doped region 1061 and a second lightly-doped region 1062. An end of the second heavily-doped region 1061 is connected to the drain 108, another end of the second heavily-doped region 1061 is connected to an end of the second lightly-doped region 1062, and another end of the second lightly-doped region 1062 is connected to the low temperature poly-silicon layer 104. One end of the second heavily-doped region 1061 and the drain 108 are partially overlapped with each other, so as to increase a contact area of the second heavily-doped region 1061 with the drain 108. The second heavily-doped region 1061 and the second lightly-doped region 1062 are doped with a same type of ion, such as both are doped with an N-type ion, but a doping concentration of the second heavily-doped region 1061 is larger than a doping concentration of the second lightly-doped region 1062. In this embodiment, the disposition of the second heavily-doped region 1061 and the second lightly-doped region 1062 not only can reduce the contact resistance between the drain 108 and the low temperature poly-silicon layer 104 but also can reduce the leakage current of the low temperature poly-silicon thin film transistor.
A method for preparing an array substrate according to the invention will be described below with reference to FIG. 1. Please refer to FIG. 3, a method for preparing an array substrate includes but is not limited to the following steps.
Step S101: providing a substrate 101. Please refer to FIG. 4, the substrate 101 includes a first surface a and a second surface b opposite to the first surface a. In this embodiment, the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the first surface a of the substrate 101. It should be understood that, in other embodiment, the low temperature poly-silicon layer 104, the source 107, the drain 108 and the first conductive layer 112 are disposed on the second surface b of the substrate 101 instead The substrate 101 is but not limited to a glass substrate.
Step S102: forming a light-shielding layer 102 on a surface of the substrate 101. Please refer to FIG, 5, in this embodiment, the light-shielding layer 102 is formed at a middle portion of the first surface a of the substrate 101. In other embodiment, the light-shielding layer 102 is formed at a middle portion of the second surface b of the substrate 101 instead. The light-shielding layer 102 can be formed by the following method that: firstly, a light-shielding layer is entirely formed on the first surface a of the substrate 101, the entirely formed light-shielding layer then is performed with exposure and development and etched to form a designated pattern as the light-shielding layer 102. In this embodiment, one time of mask is used, and for the convenience of description, the used mask in this step is called as first mask. Moreover, in this embodiment, the light-shielding layer 102 is disposed on the first surface a of the substrate 101. The light-shielding layer 102 is used for preventing the pixel corresponding to the low temperature poly-silicon thin film transistor from leakage of light toward the second surface b.
Step S103: forming a buffer layer 103 on the light-shielding layer 102. Please refer to FIG. 6, a buffer layer 103 is entirely formed overlying the light-shielding layer 102 and the surface of the substrate 101 uncovered by the light-shielding layer 102. The buffer layer 103 is used for buffering the damage to the substrate 101 during the process for preparing the array substrate 10.
Step S104: forming a low temperature poly-silicon layer 104, a source 107, a drain 108 and a first conductive layer 112, the low temperature poly-silicon layer 104 being disposed corresponding to a middle portion of the surface of the substrate 101, the source 107 and the drain 108 being disposed at two sides of the low temperature poly-silicon layer 104 respectively, an end of the source 107 being electrically connected to an end of the low temperature poly-silicon layer 104, an end of the drain 108 being connected to another end of the low temperature poly-silicon layer 104, and another end of the drain 108 being electrically connected to the first conductive layer 112.
Please refer to FIG. 7, firstly, the first conductive layer 112 is formed on the buffer layer 103, and the first conductive layer 112 is disposed overlying a portion of the buffer layer 103 which does not cover the light-shielding layer 102. The buffer layer 103 can be formed by the following method that: a conductive layer firstly is entirely formed on the buffer layer 103, the entirely formed conductive layer then is performed with exposure and development and etched to form a designated pattern as the first conductive layer 112. The first conductive layer 112 is used as a pixel electrode. During the process of forming the first conductive layer 112, one time of mask is used, and for the convenience of description, the mask used in the process of forming the first conductive layer 112 is called as second mask.
Please refer to FIG. 8, the source 107 and the drain 108 are formed on the buffer layer 103. The source 107 and the drain 108 are disposed corresponding to two ends of the light-shielding layer 102 respectively. The formation of the source 107 and the drain 108 can be achieved by the following method that: a metal layer firstly is entirely formed on the buffer layer 103, the entirely formed metal layer then is performed with exposure and development and etched to form a designated pattern so as to form the source 107 and the drain 108. During the process of forming the source 107 and the drain 108, one time of mask is used, and for the convenience of description, the mask used in the process of forming the source 107 and the drain 108 is called as third mask.
Please refer to FIG. 9, forming a low temperature poly-silicon layer 104 on the buffer layer 103, the low temperature poly-silicon layer 104 being disposed between the source 107 and the drain 108, and two ends of the low temperature poly-silicon layer 104 respectively being connected with the source 107 and the drain 108. The formation of the low temperature poly-silicon layer 104 can be achieved by the following method that: an entire layer of low temperature poly-silicon firstly is formed on the buffer layer 103, the entire layer of low temperature poly-silicon then is performed with exposure and development and etched to form a designated pattern so as to form the low temperature poly-silicon layer 104. During the process of forming the low temperature poly-silicon layer 104, one time of mask is used, and for the convenience of description, the mask used in the process of forming the low temperature poly-silicon layer 104 is called as fourth mask.
Step S105: forming an insulating layer 109, the insulating layer being disposed on the low temperature poly-silicon layer 104, the source 107, the drain 18 and the first conductive layer 112, please refer to FIG. 10.
Step S106: forming a gate 110, the gate 110 being disposed on the insulating layer 109. Please refer to FIG. 11, the gate 110 can be formed by the following method that: a metal layer is entirely formed on the insulating layer 109, the entirely formed metal layer then is performed with exposure and development and etched to form a designated pattern so as to form the gate 110. During the process of forming the gate 110, one time of mask is used, and for the convenience of description, the mask used in the process of forming the gate 110 is called as fifth mask.
Step S107: forming a first ohmic contact layer 105, the ohmic contact layer 105 connecting the source 107 with the low temperature poly-silicon layer 104. Please refer to FIG. 12, the formation of the first ohmic contact layer 105 refers to the foregoing description and thus will not be repeated herein.
Step S108: forming a second ohmic contact layer 106, the second ohmic contact layer 106 connecting the drain 108 with the low temperature poly-silicon layer 104. Please refer to FIG. 13, the formation of the second ohmic contact layer 106 refers to the foregoing description and thus will not be repeated herein.
Step S109: forming a passivation layer 111, the passivation layer 111 being disposed on the gate 110. Please refer to FIG. 14, a through hole 1111 is formed in the passivation layer 111, and the formation of the through hole 1111 also needs one time of mask, and the mask herein is called sixth mask.
Step S110: forming a second conductive layer 113, the second conductive layer 113 being disposed on the passivation layer 111 and corresponding to the first conductive layer 112. The first conductive layer 112 is used as a pixel electrode, and the second conductive layer 113 is used as a common electrode. Please refer to FIG. 15, the formation of the second conductive layer 113 can be achieved by the following method that: a conductive layer firstly is entirely formed on the passivation layer 111, the entirely formed conductive layer then is performed with exposure and development and etched to form a designated pattern so as to form the second conductive layer 113. The formation of the second conductive layer 113 needs one time of mask, and for the convenience of description, the mask herein is called as seventh mask.
According to the description of the method for preparing an array substrate of the invention, it can be found that the array substrate and the method for preparing an array substrate according to the invention can be realized need only seven times of mask, the number/amount of masks used during forming the array substrate can be reduced, and therefore the invention is beneficial to Increase production capacity of the array substrate.
While the invention has been described in terms of what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention needs not be limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements included within the spirit and scope of the appended claims which are to be accorded with the broadest interpretation so as to encompass all such modifications and similar structures.

Claims (14)

What is claimed is:
1. An array substrate comprising a plurality of low temperature poly-silicon thin film transistors arranged in an array, each of the plurality of low temperature poly-silicon thin film transistors comprising:
a substrate;
a low temperature poly-silicon layer, a source, a drain and a first conductive layer disposed on a same surface of the substrate, wherein the low temperature poly-silicon layer is disposed at a middle portion of the surface of the substrate, the source and the drain respectively are disposed at two sides of the low temperature poly-silicon layer, an end of the source is electrically connected to an end of the low temperature poly-silicon layer, an end of the drain is electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain is electrically connected to the first conductive layer;
an insulating layer disposed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer;
a gate disposed on the insulating layer and corresponding to the low temperature poly-silicon layer;
a passivation layer stacked on the gate; and
a second conductive layer disposed on the passivation layer and corresponding to the first conductive layer, wherein the first conductive layer is used as a pixel electrode, and the second conductive layer is used as a common electrode.
2. The array substrate as claimed in claim 1, wherein the array substrate further comprises a light-shielding layer, the light-shielding layer is disposed on the surface of the substrate; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface through the light-shielding layer, and the light-shielding layer is disposed corresponding to the low temperature poly-silicon layer.
3. The array substrate as claimed in claim 2, wherein the array substrate further comprises a buffer layer, the buffer layer is staked on the light-shielding layer; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface of the substrate through the buffer layer and the light-shielding layer.
4. The array substrate as claimed in claim 1, wherein the array substrate further comprises a first ohmic contact layer, the first ohmic contact layer connects the source with the low temperature poly-silicon layer, the first ohmic contact layer is configured for reducing a contact resistance between the source and the low temperature poly-silicon layer.
5. The array substrate as claimed in claim 4, wherein the array substrate further comprises a second ohmic contact layer, the second ohmic contact layer connects the drain with the low temperature poly-silicon layer, the second ohmic contact layer is configured for reducing a contact resistance between the drain and the low temperature poly-silicon layer.
6. A display panel comprising an array substrate, the array substrate comprising a plurality of low temperature poly-silicon thin film transistors arranged in an array, each of the plurality of low temperature poly-silicon thin film transistors comprising:
a substrate;
a low temperature poly-silicon layer, a source, a drain and a first conductive layer disposed on a same surface of the substrate, wherein the low temperature poly-silicon layer is disposed at a middle portion of the surface of the substrate, the source and the drain respectively are disposed at two sides of the low temperature poly-silicon layer, an end of the source is electrically connected to an end of the low temperature poly-silicon layer, an end of the drain is electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain is electrically connected to the first conductive layer;
an insulating layer disposed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer;
a gate disposed on the insulating layer and corresponding to the low temperature poly-silicon layer;
a passivation layer stacked on the gate; and
a second conductive layer disposed on the passivation layer and corresponding to the first conductive layer, wherein the first conductive layer is used as a pixel electrode, and the second conductive layer is used as a common electrode.
7. The display panel as claimed in claim 6, wherein the array substrate further comprises a light-shielding layer, the light-shielding layer is disposed on the surface of the substrate; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface through the light-shielding layer, and the light-shielding layer is disposed corresponding to the low temperature poly-silicon layer.
8. The display panel as claimed in claim 7, wherein the array substrate further comprises a buffer layer, the buffer layer is staked on the light-shielding layer; the low temperature poly-silicon layer, the source, the drain and the first conductive layer are disposed on the surface of the substrate through the buffer layer and the light-shielding layer.
9. The display panel as claimed in claim 6, wherein the array substrate further comprises a first ohmic contact layer, the first ohmic contact layer connects the source with the low temperature poly-silicon layer, the first ohmic contact layer is configured for reducing a contact resistance between the source and the low temperature poly-silicon layer.
10. The display panel as claimed in claim 9, wherein the array substrate further comprises a second ohmic contact layer, the second ohmic contact layer connects the drain with the low temperature poly-silicon layer, the second ohmic contact layer is configured for reducing a contact resistance between the drain and the low temperature poly-silicon layer.
11. A method for preparing an array substrate, the method comprising:
providing a substrate;
disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer;
forming an insulating layer, the insulating layer being formed on the low temperature poly-silicon layer, the source, the drain and the first conductive layer;
forming a gate, the gate being disposed on the insulating layer;
forming a passivation layer, the passivation layer being disposed on the gate;
forming a second conductive layer, the second conductive layer being disposed on the passivation layer and corresponding to the first conductive layer, wherein the first conductive layer is configured as a pixel electrode, and the second conductive layer is configured as a common electrode.
12. The method for preparing an array substrate as claimed in claim 11, wherein between the step that providing a substrate and the step that disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer, the method for preparing an array substrate further comprises:
forming a light-shielding layer on the surface of the substrate;
the step that disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer is that:
disposing the low temperature poly-silicon layer, the source, the drain and the first conductive layer on the light-shielding layer.
13. The method for preparing an array substrate as claimed in claim 12, wherein after the step that forming a light-shielding layer on the surface of the substrate and before the step that disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer, the method for preparing an array substrate further comprises:
forming a buffer layer on the light-shielding layer;
the step that disposing a low temperature poly-silicon layer, a source, a drain and a first conductive layer on a surface of the substrate, the low temperature poly-silicon layer being disposed at a middle portion of the surface of the substrate, the source and the drain respectively being disposed at two sides of the low temperature poly-silicon layer, an end of the source being electrically connected to an end of the low temperature poly-silicon layer, an end of the drain being electrically connected to another end of the low temperature poly-silicon layer, and another end of the drain being electrically connected to the first conductive layer is that:
disposing the low temperature poly-silicon layer, the source, the drain and the first conductive layer on the surface of the substrate through the buffer layer.
14. The method for preparing an array substrate as claimed in claim 11, wherein the method for preparing an array substrate further comprises:
forming a first ohmic contact layer, wherein the first ohmic contact layer connects the source with the low temperature poly-silicon layer;
forming a second ohmic contact layer, wherein the second ohmic contact layer connects the drain with the low temperature poly-silicon layer.
US14/435,468 2014-12-30 2015-01-21 Array substrate, display panel and method for preparing array substrate Active 2035-04-01 US9530800B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201410849415 2014-12-30
CN201440849415.6 2014-12-30
CN201410849415.6A CN104600080B (en) 2014-12-30 2014-12-30 The preparation method of array substrate, display panel and array substrate
PCT/CN2015/071168 WO2016106892A1 (en) 2014-12-30 2015-01-21 Array substrate, display panel, and manufacturing method for array substrate

Publications (2)

Publication Number Publication Date
US20160190171A1 US20160190171A1 (en) 2016-06-30
US9530800B2 true US9530800B2 (en) 2016-12-27

Family

ID=53125739

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/435,468 Active 2035-04-01 US9530800B2 (en) 2014-12-30 2015-01-21 Array substrate, display panel and method for preparing array substrate

Country Status (6)

Country Link
US (1) US9530800B2 (en)
JP (1) JP6570640B2 (en)
KR (1) KR101999907B1 (en)
CN (1) CN104600080B (en)
GB (1) GB2548759B (en)
WO (1) WO2016106892A1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10826026B2 (en) 2018-04-23 2020-11-03 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US10916617B2 (en) 2018-05-04 2021-02-09 Samsung Display Co., Ltd. Display device
US10991783B2 (en) 2018-10-26 2021-04-27 Samsung Display Co., Ltd. Scan driver and display device including the same
US11024696B2 (en) 2018-09-10 2021-06-01 Samsung Display Co., Ltd. Display apparatus having a reduced non-display area
US11043166B2 (en) 2019-07-09 2021-06-22 Samsung Display Co., Ltd. Pixel of an organic light emitting diode display device, and organic light emitting diode display device
US11114026B2 (en) 2018-03-09 2021-09-07 Samsung Display Co., Ltd. Display apparatus comprising color accuracy enhancement transistor or brightness boosting transistor
US11455955B2 (en) 2018-08-07 2022-09-27 Samsung Display Co., Ltd. Display device

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105789279A (en) 2016-03-11 2016-07-20 深圳市华星光电技术有限公司 Thin film transistor, liquid crystal display panel and fabrication method of thin film transistor
CN105845693A (en) * 2016-03-28 2016-08-10 深圳市华星光电技术有限公司 Film transistor, manufacturing method of film transistor and liquid crystal display panel
KR102675480B1 (en) 2018-06-15 2024-06-13 삼성디스플레이 주식회사 Display device
CN109378298B (en) 2018-10-10 2022-04-29 京东方科技集团股份有限公司 Display back plate, manufacturing method thereof and display device
KR102667613B1 (en) 2019-08-08 2024-05-23 삼성디스플레이 주식회사 Display device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030027412A1 (en) * 2001-08-02 2003-02-06 Industrial Technology Research Institute Method for fabricating a low temperature polysilicon thin film transistor incorporating channel passivation step
US20040219723A1 (en) * 2003-04-16 2004-11-04 Chia-Tien Peng [low temperature polysilicon thin film transistor and method of manufacturing the same]
US20080171409A1 (en) * 2007-01-12 2008-07-17 Huang-Chung Cheng Method for fabricating bottom-gate low-temperature polysilicon thin film transistor
US20110140108A1 (en) * 2009-12-11 2011-06-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US20160043212A1 (en) * 2013-12-16 2016-02-11 Boe Technology Group Co., Ltd. Thin film transistor, array substrate and manufacturing method thereof, and display device
US20160133755A1 (en) * 2014-04-30 2016-05-12 Boe Technology Group Co., Ltd. Low temperature poly-silicon thin film transistor and manufacturing method thereof, array substrate and display device
US20160133473A1 (en) * 2014-11-11 2016-05-12 Shenzhen China Star Optoelectronics Technology Co. Ltd. LTPS TFT Having Dual Gate Structure and Method for Forming LTPS TFT

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW575777B (en) * 2001-03-30 2004-02-11 Sanyo Electric Co Active matrix type display device
US6692983B1 (en) * 2002-08-01 2004-02-17 Chih-Chiang Chen Method of forming a color filter on a substrate having pixel driving elements
KR101183361B1 (en) * 2006-06-29 2012-09-14 엘지디스플레이 주식회사 Array substrate for LCD and the fabrication method thereof
KR20090038685A (en) * 2007-10-16 2009-04-21 삼성전자주식회사 Liquid crystal display device
KR101287968B1 (en) * 2008-11-25 2013-07-19 엘지디스플레이 주식회사 Electrophoretic display device and method forfabricating the same
CN101894807B (en) 2009-05-22 2012-11-21 北京京东方光电科技有限公司 TFT-LCD (Thin Film Transistor-Liquid Crystal Display) array base plate and manufacturing method thereof
CN102651403A (en) * 2012-04-16 2012-08-29 京东方科技集团股份有限公司 Thin film transistor, array substrate and manufacturing method of array substrate and display panel
KR101353284B1 (en) * 2012-04-25 2014-01-21 엘지디스플레이 주식회사 Liquid crystal display apparatus and method for manufacturing the same
KR101339001B1 (en) * 2012-07-04 2013-12-09 엘지디스플레이 주식회사 Array substrate for liquid crystal display device and method for fabricating the same
CN102799014B (en) * 2012-09-07 2014-09-10 深圳市华星光电技术有限公司 Method for producing liquid crystal display panel
CN103018974B (en) * 2012-11-30 2016-05-25 京东方科技集团股份有限公司 Liquid crystal indicator, polysilicon array base palte and preparation method
CN103076703B (en) * 2012-12-28 2015-11-25 南京中电熊猫液晶显示科技有限公司 A kind of display panels and manufacture method thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030027412A1 (en) * 2001-08-02 2003-02-06 Industrial Technology Research Institute Method for fabricating a low temperature polysilicon thin film transistor incorporating channel passivation step
US20040219723A1 (en) * 2003-04-16 2004-11-04 Chia-Tien Peng [low temperature polysilicon thin film transistor and method of manufacturing the same]
US20080171409A1 (en) * 2007-01-12 2008-07-17 Huang-Chung Cheng Method for fabricating bottom-gate low-temperature polysilicon thin film transistor
US20110140108A1 (en) * 2009-12-11 2011-06-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US20160043212A1 (en) * 2013-12-16 2016-02-11 Boe Technology Group Co., Ltd. Thin film transistor, array substrate and manufacturing method thereof, and display device
US20160133755A1 (en) * 2014-04-30 2016-05-12 Boe Technology Group Co., Ltd. Low temperature poly-silicon thin film transistor and manufacturing method thereof, array substrate and display device
US20160133473A1 (en) * 2014-11-11 2016-05-12 Shenzhen China Star Optoelectronics Technology Co. Ltd. LTPS TFT Having Dual Gate Structure and Method for Forming LTPS TFT

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11114026B2 (en) 2018-03-09 2021-09-07 Samsung Display Co., Ltd. Display apparatus comprising color accuracy enhancement transistor or brightness boosting transistor
US10826026B2 (en) 2018-04-23 2020-11-03 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US11502282B2 (en) 2018-04-23 2022-11-15 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US11925098B2 (en) 2018-04-23 2024-03-05 Samsung Display Co., Ltd. Display device and manufacturing method thereof
US10916617B2 (en) 2018-05-04 2021-02-09 Samsung Display Co., Ltd. Display device
US11455955B2 (en) 2018-08-07 2022-09-27 Samsung Display Co., Ltd. Display device
US11024696B2 (en) 2018-09-10 2021-06-01 Samsung Display Co., Ltd. Display apparatus having a reduced non-display area
US10991783B2 (en) 2018-10-26 2021-04-27 Samsung Display Co., Ltd. Scan driver and display device including the same
US11043166B2 (en) 2019-07-09 2021-06-22 Samsung Display Co., Ltd. Pixel of an organic light emitting diode display device, and organic light emitting diode display device
US11455954B2 (en) 2019-07-09 2022-09-27 Samsung Display Co., Ltd. Pixel of an organic light emitting diode display device, and organic light emitting diode display device

Also Published As

Publication number Publication date
WO2016106892A1 (en) 2016-07-07
GB2548759B (en) 2021-07-28
KR101999907B1 (en) 2019-07-12
JP2018503869A (en) 2018-02-08
KR20170096007A (en) 2017-08-23
JP6570640B2 (en) 2019-09-04
CN104600080A (en) 2015-05-06
GB201710274D0 (en) 2017-08-09
GB2548759A (en) 2017-09-27
US20160190171A1 (en) 2016-06-30
CN104600080B (en) 2018-10-19

Similar Documents

Publication Publication Date Title
US9530800B2 (en) Array substrate, display panel and method for preparing array substrate
WO2018099052A1 (en) Method for manufacturing array substrate, array substrate and display apparatus
US20160276376A1 (en) Array substrate, method for fabricating the same, and display device
US11049889B2 (en) Method for preparing array substrate by stripping first photo-resist layer through wet etching before forming ohm contact layer and active layer
US10622483B2 (en) Thin film transistor, array substrate and display device
US9508757B2 (en) Array substrate and manufacturing method thereof, display panel and display apparatus
WO2016101719A1 (en) Array substrate, manufacturing method thereof and display device
KR20180098621A (en) Method for manufacturing low-temperature polysilicon array substrate
WO2016086531A1 (en) Array substrate and manufacturing method therefor
US10409115B2 (en) Liquid crystal display panel, array substrate and manufacturing method thereof
US10403756B2 (en) Thin-film transistor (TFT) and manufacturing method thereof, array substrate and manufacturing method thereof, and display device
CN203871327U (en) Array substrate and display device
US20170170213A1 (en) Array substrate, manufacturing method for array substrate and display device
US20190326335A1 (en) Manufacturing method for a tft array substrate and tft array substrate
WO2019062738A1 (en) Thin-film transistor, array substrate and display apparatus
US20170301705A1 (en) Ltps pixel unit and manufacturing method for the same
US11106070B2 (en) Array substrate and manufacturing method of the same and display panel
CN109037349B (en) Thin film transistor, preparation method thereof and array substrate
US20180108746A1 (en) Thin film transistors (tfts), manufacturing methods of tfts, and cmos components
US20160322388A1 (en) Array substrate, its manufacturing method and display device
KR101963066B1 (en) LTPS TFT pixel unit and manufacturing method thereof
CN106847892B (en) Thin film transistor, preparation method thereof, array substrate and display device
US10192902B2 (en) LTPS array substrate
US11201120B2 (en) Display having an amorphous silicon light shield below a thin film transistor
US9876120B2 (en) Low temperature poly-silicon TFT substrate and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO.

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CONG;DU, PENG;CHEN, LIXUAN;REEL/FRAME:035401/0070

Effective date: 20150226

AS Assignment

Owner name: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO.

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, CONG;DU, PENG;CHEN, LIXUAN;REEL/FRAME:036003/0115

Effective date: 20150416

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8